GTLP36T612 Datasheet, PDF (7/8 Pages) Fairchild Semiconductor – 36-Bit LVTTL/GTLP Universal Bus Transceiver

Test Circuits and Timing Waveforms
Test Circuit for A Outputs
Test Circuit for B Outputs
Test
S
t_PLH/t_PHL Open
t_PLZ/t_PZL 6V
t_PHZ/t_PZH GND
Note A: C_L includes probes and Jig capacitance.
Voltage Waveform - Propagation Delay Times
Note B: For B Port, C_L = 30 pF is used for worst case.
Voltage Waveform - Setup and Hold Times
Voltage Waveform - Pulse Width
Voltage Waveform - Enable and Disable times
Output Waveform 1 is for an output with internal conditions such that the
output is LOW except when disabled by the control output.
Output Waveform 2 is for an output with internal conditions such that the
output is HIGH except when disabled by the control output.
Input and Measure Conditions
A or LVTTL B or GTLP
Pins
Pins
V_inHIGH
3.0
1.5
V_inLOW
0.0
0.0
V_M
1.5
1.0
V_X
V_OL + 0.3V N/A
V_Y
V_OH − 0.3V N/A
All input pulses have the following characteristics: Frequency = 10MHz, t_RISE = t_FALL = 2 ns (10% to 90%), Z_O = 50Ω.
The outputs are measured one at a time with one transition per measurement.
7
www.fairchildsemi.com