English
Language : 

NDS8434A Datasheet, PDF (1/10 Pages) Fairchild Semiconductor – Single P-Channel Enhancement Mode Field Effect Transistor
March 1997
NDS8434A
Single P-Channel Enhancement Mode Field Effect Transistor
General Description
SO-8 P-Channel enhancement mode power field effect
transistors are produced using Fairchild's proprietary, high cell
density, DMOS technology. This very high density process is
especially tailored to minimize on-state resistance and provide
superior switching performance. These devices are particularly
suited for low voltage applications such as notebook computer
power management and other battery powered circuits where
fast switching, low in-line power loss, and resistance to
transients are needed.
Features
-7.8 A, -20 V. RDS(ON) = 0.024 Ω @ VGS = -4.5 V
RDS(ON) = 0.032 Ω @ VGS = -2.5V.
High density cell design for extremely low RDS(ON).
High power and current handling capability in a widely used
surface mount package.
___________________________________________________________________________________________
5
4
6
3
7
2
8
1
Absolute Maximum Ratings TA = 25°C unless otherwise noted
Symbol Parameter
VDSS
Drain-Source Voltage
VGSS
Gate-Source Voltage
ID
Drain Current - Continuous
- Pulsed
(Note 1a)
PD
Maximum Power Dissipation
(Note 1a)
(Note 1b)
(Note 1c)
TJ,TSTG Operating and Storage Temperature Range
THERMAL CHARACTERISTICS
RθJA
Thermal Resistance, Junction-to-Ambient (Note 1a)
RθJC
Thermal Resistance, Junction-to-Case (Note 1)
© 1997 Fairchild Semiconductor Corporation
NDS8434A
-20
±8
-7.8
-25
2.5
1.2
1
-55 to 150
50
25
Units
V
V
A
W
°C
°C/W
°C/W
NDS8434A Rev.D