74F552 Datasheet, PDF (1/8 Pages) NXP Semiconductors – Octal registered transceiver with parity and flags 3-State

April 1988
Revised March 2000
74F552
Octal Registered Transceiver with Parity and Flags
General Description
The 74F552 octal transceiver contains two 8-bit registers
for temporary storage of data flowing in either direction.
Each register has its own clock pulse and clock enable
input as well as a flag flip-flop that is set automatically as
the register is loaded. The flag output will be reset when
the output enable returns to HIGH after reading the output
port. Each register has a separate output enable control for
its 3-STATE buffer. The separate Clocks, Flags, and
Enables provide considerable flexibility as I/O ports for
demand-response data transfer. When data is transferred
from the A Port to the B Port, a parity bit is generated. On
the other hand, when data is transferred from the B Port to
the A Port, the parity of input data on B₀–B₇ is checked.
Features
s 8-Bit bidirectional I/O Port with handshake
s Register status flag flip-flops
s Separate clock enable and output enable
s Parity generation and parity check
s B-outputs sink 64 mA
s 3-STATE outputs
Ordering Code:
Order Number Package Number
Package Description
74F552SC
M28B
28-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F552QC
V28A
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagrams
Pin Assignments for SOIC
Pin Assignments for PLCC
© 2000 Fairchild Semiconductor Corporation DS009561
www.fairchildsemi.com