XRT86L30_07 Datasheet, PDF (87/279 Pages) Exar Corporation – SINGLE T1/E1/J1 FRAMER/LIU COMBO

REV. 1.0.0
REGISTER 55
BIT
FUNCTION
7 SLC-96
6 MOSA
5 Rx_FCS_DIS
4 AutoRx
3 Tx_ABORT
2 Tx_IDLE
XRT86L30
SINGLE T1/E1/J1 FRAMER/LIU COMBO
TABLE 72: DATA LINK CONTROL REGISTER
DATA LINK CONTROL REGISTER 3 (DLCR3)
HEX ADDRESS: 0X0153
TYPE DEFAULT
DESCRIPTION-OPERATION
R/W
0
SLC®96 Enable, 6 bit for ESF
If SLC®96 framing is selected, setting this bit high will enable
SLC®96 data link transmission; Otherwise, the regular SF framing
bits are transmitted.
In ESF framing mode, setting this bit high will cause facility data link
to transmit/receive SLC®96-like message.
R/W
0
MOS Abort Enable/Disable Select
This Read/Write bit-field is used to configure the transmit HDLC3
controller to automatically transmit an abort sequence anytime it
transitions from the MOS mode to the BOS mode.
0 = Transmit HDLC3 Controller inserts an MOS abort sequence if
the MOS message is interrupted
1 = Prevents Transmit HDLC3 Controller from inserting an MOS
abort sequence.
R/W
0
Receive FCS Verification Disable
Enables/Disables Receive HDLC3 Controller’s computation and
verification of the FCS value in the incoming LAPD message frame
0 = Verifies FCS value of each MOS frame.
1 = Does not verify FCS value of each MOS frame.
R/W
0
Auto Receive LAPD Message
Configures the Rx HDLC3 Controller to discard any incoming LAPD
Message frame that exactly match which is currently stored in the
Rx HDLC3 buffer.
0 = Disabled
1 = Enables this feature.
R/W
0
Transmit ABORT
Configures the Tx HDLC3 Controller to transmit an ABORT
sequence (string of 7 or more consecutive 1’s) to the Remote termi-
nal.
0 = Tx HDLC3 Controller operates normally
1 = Tx HDLC3 Controller inserts an ABORT sequence into the data
link channel.
R/W
0
Transmit Idle (Flag Sequence Byte)
Configures the Tx HDLC3 controller to transmit a string of Flag
Sequence octets (0X7E) in the data link channel to the Remote ter-
minal.
0 = Tx HDLC3 Controller resumes transmitting data to the Remote
terminal
1 = Tx HDLC3 Controller transmits a string of Flag Sequence bytes.
NOTE: This bit-field is ignored if the Tx HDLC3 controller is
operating in the BOS Mode - bit-field 0(MOS/BOS) within
this register is set to 0.
76