XRK79892 Datasheet, PDF (6/10 Pages) Exar Corporation – INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER

xr
REV. P1.0.1
PRELIMINARY
XRK79892
INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
AC CHARACTERISTICS (V_CC= 3.3 + 5%, T_A= -40°C TO +85°C) (NOTE 5)
SYMBOL
PARAMETER
MIN
TYP
f_ref Input Reference Frequency ÷12 feedback
50
f_VCO PLL VCO Lock Range
800
f_MAX Output Frequency
Qa[1:0] 50
Qa[1:0] 200
f_refDC Reference Input Duty Cycle
25
t_pd Propagation Delay
CLKn to Ext_FB (SPO) ^c
CLKn to Q (Bypass)
-150
V_PP Differential input voltage (peak-to-peak)
0.25
V_CMR Differential input crosspoint voltage
V_CC-1.7
t_skew
Output Skew
Within Qa[1:0] or Qb[2:0]
All outputs
∆_per/cycle Rate of change of periods
Qa[1:0]^d
Qb[2:0]^d
Qa[1:0]^e
Qb[2:0]^e
t_pw Output duty cycle
45
t_jitter Cycle-to-cyle jitter, Standard deviation (RMS)
t_lock Maximum PLL lock time
t_r/t_f Output Rise/Fall time
50
MAX
100
1600
100
400
75
UNIT
MHz
MHz
MHz
CONDITION
Locked
Qa Output used
for feedback
%
150
ps
5
ns
1.3
V
V_CC-0.3
V
PLL_EN = 1
PLL_EN = 0
50
ps
80
ps
50
ps/cycle
25
400
200
55
%
40
ps
@f_ref = 25MHz
10
ms
700
ps
c. Static phase offset between the selected reference clock and the feedback signal.
d. Specification holds for a clock switch between two signals no greater than 400ps out of phase. Delta period change
per cycle is averaged over the clock switch excursion. (See Applications Information section for more detail)
e. Specification holds for a clock switch between two signals no greater than ±π out of phase. Delta period change per
cycle is averaged over the clock switch excursion.
f. PECL output termination is 50 ohms to VCC – 2.0V.
g. V_PP is the minimum differential input voltage swing required to maintain AC characteristic including SPO, device and
part-to-part skew. Applicable to CLK0, CLK1 and Ext_FB.
h. V_CMR is the crosspoint of the differential input signal. Normal operation is obtained when the crosspoint is within the
V_CMR range and the input swing lies within the V_PP specification. Violation of V_CMR or V_PP impacts the SPO, device
and part-to-part skew. Applicable to CLK0, CLK1 and Ext_FB.
6