English
Language : 

XR-T6165 Datasheet, PDF (3/16 Pages) Exar Corporation – Codirectional Digital Data Processor
PIN CONFIGURATION
S+R 1
S-R 2
BLS 3
RX2MHz 4
BLANK 5
VDD 6
RXCK2MHz 7
TS1T 8
TS2T 9
T+R 10
T-R 11
22 ALARM
21 PCMOUT
20 RTSEL
19 TS2R
18 TS1R
17 VSS
16 TX2MHz
15 PCMIN
14 TX256kHz
13 ALARMIN
12 TTSEL
22 Lead PDIP (0.400”)
XR-T6165
S+R
S-R
BLS
RX2MHz
BLANK
VDD
RXCK2MHz
TS1T
TS2T
T+R
T-R
NC
1
24
2
23
3
22
4
21
5
20
6
19
7
18
8
17
9
16
10
15
11
14
12
13
ALARM
PCMOUT
RTSEL
TS2R
TS1R
VSS
TX2MHz
PCMIN
TX256kHz
ALARMIN
TTSEL
NC
24 Lead SOIC (JEDEC, 0.300”)
PIN DESCRIPTION
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ DIP
Pin #
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 1
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 2
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 3
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 4
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 5
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 6
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 7
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 8
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 9
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 10
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 11
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 12
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 13
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 14
SOIC
Pin #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Symbol
S+R
S-R
BLS
RX2MHz
BLANK
VDD
RXCK2MHz
TS1T
TS2T
T+R
T-R
NC
NC
TTSEL
ALARMIN
TX256kHz
Type
I
I
I
I
I
I
I
I
O
O
I
I
I
Description
Positive AMI Data to Receiver. Positive data from the XR-T6164 receive-side.
Active low.
Negative AMI Data to Receiver. Negative data from the XR-T6164 receive-side.
Active low.
Byte Locking Supervision. When active, causes blanking of PCMOUT under
received alarm conditions. Active low.
Receiver 2.048MHz Clock. Used to clock out PCM data.
PCMOUT Data Blanking. When active, forces PCMOUT data to all ones (AIS).
Active high.
+5V +10% Power Source.
2.048MHz Clock. Used by receiver clock recovery circuit.
Transmitter time-slot 1 Input.
Transmitter time-slot 2 Input.
Transmit Positive AMI Data Output. Data to XR-T6164 positive transmitter input.
Active low
Transmit Negative AMI Data Output. Data to XR-T6164 negative transmitter input.
Active low.
No Connect.
No Connect.
Transmit time-slot Select. When high, TS1T is selected; when low, TS2T is
selected.
Alarm Input. When active, inhibits insertion of violations used for octet timing in
transmitter output. Active high
Transmitter 256kHz Clock. Used to output 64kbps encoded data.
Rev. 2.02
3