English
Language : 

STM32F205RFT6 Datasheet, PDF (43/178 Pages) List of Unclassifed Manufacturers – ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/128+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
STM32F20xxx
Pinouts and pin description
Figure 15. STM32F20x UFBGA176 ballout
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
A
PE3
PE2
PE1
PE0
PB8
PB5
PG14 PG13
PB4
PB3
PD7
PC12
PA15
PA14
PA13
B
PE4
PE5
PE6
C
VBAT
PI7
PI6
D
PC13-
TAMP1
PI8-
TAMP2
PI9
E
PC14-
OSC32_IN
PF0
PI10
F
PC15-
OSC32_OUT
VSS
VDD
G
PH0-
OSC_IN
VSS
VDD
H
PH1-
OSC_OUT
PF2
PF1
J
NRST
PF3
PF4
PB9
PI5
PI4
PI11
PH2
PH3
PH4
PH5
PB7
PB6
PG15 PG12 PG11 PG10
VDD
RFU VDD
VDD
VDD
PG9
VSS BOOT0 VSS
VSS
VSS
PD4
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
PD6
PD0
PC11
PC10
PA12
PD5
PD1
PI3
PI2
PA11
PD3
PD2
PH15
PI1
PA10
PH13
PH14
PI0
PA9
VSS
VCAP_2 PC9
PA8
VSS
VDD
PC8
PC7
VSS
VDD
PG8
PC6
VDD
VDD
PG7
PG6
K
PF7
PF6
PF5 VDD
L
PF10
PF9
PF8 REGOFF
VSS
VSS
VSS
VSS
VSS
PH12
PG5
PG4
PH11
PH10
PD15
PG3
PG2
M
VSSA
PC0
PC1
PC2
PC3
PB2
PG1 VSS
VSS
VCAP_1 PH6
PH8
PH9
PD14
PD13
PA0-
N
VREF-
PA1
WKUP
PA4
PC4
PF13
PG0 VDD
VDD
VDD
PE13
PH7
PD12
PD11
PD10
P
VREF+
PA2
PA6
PA5
PC5
PF12
PF15
PE8
PE9
PE11
PE14
PB12
PB13
PD9
PD8
R
VDDA
PA3
PA7
PB1
PB0
PF11
PF14
PE7
PE10
PE12
PE15
PB10
PB11
PB14
PB15
ai17293c
1. RFU means “reserved for future use”. This pin can be tied to VDD,VSS or left unconnected.
2. The above figure shows the package top view.
Name
Pin name
Pin type
I/O structure
Table 7. Legend/abbreviations used in the pinout table
Abbreviation
Definition
Unless otherwise specified in brackets below the pin name, the pin function during and after
reset is the same as the actual pin name
S
Supply pin
I
Input only pin
I/O
Input/ output pin
FT
5 V tolerant I/O
TTa
3.3 V tolerant I/O
B
Dedicated BOOT0 pin
NRST
Bidirectional reset pin with embedded weak pull-up resistor
Notes
Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset
Alternate
functions
Functions selected through GPIOx_AFR registers
Additional
functions
Functions directly selected/enabled through peripheral registers
DocID15818 Rev 11
43/178
177