|
LM3S801 Datasheet, PDF (24/397 Pages) List of Unclassifed Manufacturers – Microcontroller | |||
|
◁ |
Architectural Overview
 Analog Comparators
â Three independent integrated analog comparators
â Configurable for output to drive an output pin or generate an interrupt
â Compare external pin input to external pin input or to internal programmable voltage
reference
 I2C
â Master and slave receive and transmit operation with transmission speed up to 100 Kbps in
Standard mode and 400 Kbps in Fast mode
â Interrupt generation
â Master with arbitration and clock synchronization, multimaster support, and 7-bit
addressing mode
 PWM
â Three PWM generator blocks, each with one 16-bit counter, two comparators, a PWM
generator, and a dead-band generator
â One 16-bit counter
⢠Runs in Down or Up/Down mode
⢠Output frequency controlled by a 16-bit load value
⢠Load value updates can be synchronized
⢠Produces output signals at zero and load value
â Two comparators
⢠Comparator value updates can be synchronized
⢠Produces output signals on match
â PWM generator
⢠Output PWM signal is constructed based on actions taken as a result of the counter
and comparator output signals
⢠Produces two independent PWM signals
â Dead-band generator
⢠Produces two PWM signals with programmable dead-band delays suitable for driving
a half-H bridge
⢠Can be bypassed, leaving input PWM signals unmodified
â Flexible output control block with PWM output enable of each PWM signal
⢠PWM output enable of each PWM signal
⢠Optional output inversion of each PWM signal (polarity control)
⢠Optional fault handling for each PWM signal
⢠Synchronization of timers in the PWM generator blocks
⢠Synchronization of timer/comparator updates across the PWM generator blocks
⢠Interrupt status summary of the PWM generator blocks
 QEI
â Hardware position integrator tracks the encoder position
24
October 8, 2006
Preliminary
|
▷ |