RFM01 Datasheet, PDF (18/31 Pages) List of Unclassifed Manufacturers – Universal ISM Band FSK Receiver

RFM01
FIFO Buffered Data Read
In this operating mode, incoming data are clocked into a 16 bit FIFO buffer. The receiver starts to fill up the FIFO when the Valid Data
Indicator (VDI) bit and/or the synchron word recognition circuit indicates potentially real incoming data. This prevents the FIFO from being
filled with noise and overloading the external microcontroller.
For further details see the Receiver Setting Command and the Output and FIFO Command.
Polling Mode:
The nFFS signal selects the buffer directly and its content could be clocked out through pin SDO by SCK. Set the FIFO IT level to 1. In this
case, as long as FFIT indicates received bits in the FIFO, the controller may continue to take the bits away. When FFIT goes low, no more bits
need to be taken. An SPI read command is also available.
Interrupt Controlled Mode:
The user can define the FIFO level (the number of received bits) which will generate the nFFIT when exceeded. The status bits report the
changed FIFO status in this case.
nSEL
SCK
0
1
2
3
4
nSDI
nFFS*
SDO
FFIT
FIFO read out
FIFO OUT FO+1 FO+2 FO+3
FO+4
NOTE:
*nFFS is used to select FIFO
During FIFO access the fSCK cannot be higher than fref /4, where fref is the crystal oscillator frequency.
18