PS20353 Datasheet, PDF (16/27 Pages) List of Unclassifed Manufacturers – Nordig Unified DVB-T COFDM Terrestrial Demodulator

PS20353
3.2.2 MPEG Data Output Signals
The MPEGEN bit in the CONFIG register must be set low to enable the MPEG data. The maximum movement in
the packet synchronization byte position is limited to ±1 output clock period. MOCLK will be a continuously running
clock once symbol lock has been achieved, and is derived from the symbol clock. MOCLK is shown in Figure 8
with MOCLKINV = ‘1’, the default state, see register 0x50.
All output data and signals (MDO[7:0], MOSTRT, MOVAL & BKERR) change on the negative edge of MOCLK
(MOCLKINV = 1) to present stable data and signals on the positive edge of the clock.
A complete packet is output on MDO[7:0] on 188 consecutive clocks and the MDO[7:0] pins will remain low during
the inter-packet gaps. MOSTRT goes high for the first byte clock of a packet. MOVAL goes high on the first byte of
a packet and remains high until the last byte has been clocked out. BKERR goes low on the first byte of a packet
where uncorrectable bytes are detected and will remain low until the last byte has been clocked out.
Figure 8- MPEG Output Data Waveforms
1st byte packet n
MOCLKINV=1
MOCLK
MDO7:0
MOSTRT
MOVAL
188 byte packet n
1st byte packet n+1
BKERR
Tp
Ti
3.2.3 MPEG Output Timing
o
Maximum delay conditions: Vdd = 3.0V, CVdd = 1.62V, Tamb = 80 C, Output load = 10pF.
o
Minimum delay conditions: Vdd = 3.6V, CVdd = 1.98V, Tamb = -10 C, Output load = 10pF.
MOCLK frequency = 45.06 MHz.
3.2.4 MOCLKINV = 1
Parameter
Delay conditions
Units
Maximum Minimum
Data output delay tD
3.0
Setup Time tSU
7.0
Hold Time tH
7.0
1.0
10.0
ns
10.0
PLESSEY SEMICONDUCTORS LTD
TAMERTON ROAD | ROBOROUGH | PLYMOUTH | DEVON | PL6 7BQ
16