STC62WV25616 Datasheet, PDF (8/10 Pages) List of Unclassifed Manufacturers – Very Low Power/Voltage CMOS SRAM 256K X 16 bit

STC
WRITE CYCLE2 ^(1,6)
ADDRESS
CE
LB,UB
WE
D _OUT
D _IN
STC62WV25616
t WC
(10)
t CW
(5)
t BW
t AS
t AW
(4,11)
t WHZ
t WP
(2)
t WR
(3)
t OW
(7)
(8)
t DW
t DH
(8,9)
NOTES:
1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals
must be active to initiate a write and any one signal can terminate a write by going inactive.
The data input setup and hold timing should be referenced to the second transition edge of
the signal that terminates the write.
3. TWR is measured from the earlier of CE or WE going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase
to the outputs must not be applied.
5. If the CE low transition occurs simultaneously with the WE low transitions or after the WE
transition, output remain in a high impedance state.
6. OE is continuously low (OE = VIL ).
7. DOUT is the same phase of write data of this write cycle.
8. DOUT is the read data of next address.
9. If CE is low during this period, DQ pins are in the output state. Then the data input signals of
opposite phase to the outputs must not be applied to them.
10. TCW is measured from the later of CE going low to the end of write.
11. The parameter is guaranteed but not 100% tested.
R0201-STC62WV25616
8
Revision 2.1
Jan. 2004