English
Language : 

5811 Datasheet, PDF (7/11 Pages) Allegro MicroSystems – BiMOS II 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS
I2C Buses
There are two I2C buses available. Bus 1 comes out on connector JP7 which is compatible with other Micro-
Robotics products. Bus 2 is available though 2 pins on JP4.
I2C Bus 1
Connector: JP7
5 way 0.1" header
(nc)
Vcc
GND
SCL Ch 10
SDA Ch 9
The following I2C addresses are assigned:
144 Touch Screen (if QVGA module fitted)
160 Clock/Calendar on VM-1
162 EEPROM on application board
164 EEPROM on ethernet module (if fitted)
I2C Bus 2
JP4 pin 25: SDA (Ch 23)
JP4 pin 24: SCL (Ch 24)
Configuration
MAKE net I2CBus
; create bus 1
MAKE net I2CBus(1) ; create bus 1 (same as above)
MAKE net2 I2CBus(2) ; create bus 2
VM-1 Expansion Connector JP4
A pattern of pads suitable for a 0.1" double row header marked JP4 is provided for external connections to
the VM-1 channels. The pin numbers on the connector have the same functions as those on JP2 on the VM1
– see the VM-1data sheet for pin assignments and notes on channel use. All are available, with the following
exceptions or limitations:
JP4 Pin
24
26,28
30,32,34,36
29,31,33,35
Use
WAIT/
I2C Bus 1
Serial port 1
Serial port 2
Notes
Not connected to JP4; used by QVGA module
Note I2C bus 1 is used on board and also available on JP7
Normally used for terminal access via JP5. If you really want to use serial
port 1 at logic levels or use these channels for general digital I/O, remove IC
U3 from its socket.
If you wish to use serial port 2 at logic levels instead of RS-232 voltages, or
use these channels for general digital I/O, remove IC U4 from its socket.
Doc 44306 V20041130
VM-1 Application Board 3 (Issue A)
Page 7 of 11