English
Language : 

CM2852 Datasheet, PDF (5/10 Pages) List of Unclassifed Manufacturers – 300mA CMOS LDO WITH EN & PG
CM2852
300mA CMOS LDO WITH EN & PG
DETAILED DESCRIPTION
The CM2852 family of CMOS regulators contain a PMOS pass transistor, voltage reference, error amplifier, over-current
protection, output short circuit protection, thermal shutdown, and power good function.
The P-channel pass transistor receives data from the error amplifier, over-current shutdown, short output protection, and thermal
protection circuits. During normal operation, the error amplifier compares the output voltage to a precision reference. Over-current
and Thermal shutdown circuits become active when the junction temperature exceeds 150℃, or the current exceeds 300mA.
During thermal shutdown, the output voltage remains low. Normal operation is restored when the junction temperature drops
below 120℃.
The CM2852 switches from voltage mode to current mode when the load exceeds the rated output current. This prevents
over-stress. The CM2852 also incorporates current fold-back to reduce power dissipation when the output is short-circuited. This
feature becomes active when the output drops below 0.95V, and reduces the current flow by 65%. Full current is restored when
the voltage exceeds 0.95V.
EXTERNAL CAPACITOR
The CM2852 is stable with an output capacitor to ground of 2.2µF or greater. It can keep stable even with higher or poor ESR
capacitors. A second capacitor is recommended between the input and ground to stabilize VIN. The input capacitor should be
larger than 0.1µF to have a beneficial effect. All capacitors should be placed in close proximity to the pins. A “quiet” ground
termination is desirable.
ENABLE
The Enable pin normally floats high. When actively, pulled low, the PMOS pass transistor shut off, and all internal circuits are
powered down. In this state, the quiescent current is less than 1µA. This pin behaves much like an electronic switch.
POWER GOOD
The CM2852 includes the Power Good feature. Under normal operating condition which means output voltage is within the SPEC,
PG should be high. If Vout is less than 85% VOUT SPEC, PG will go low. As VOUT comes back and reaches to the 95%
VOUT SPEC, the PG will go high after 1ms~7ms again. (See Timing Diagram as below)
VIN = VEN= 3.3V, Iload = 120mA, VOUT = 1.2V, Delay time = 4.5ms
2003/12/05 Rev. 1.1
Champion Microelectronic Corporation
Page 5