XE88LC05 Datasheet, PDF (22/39 Pages) List of Unclassifed Manufacturers – 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller

Data Acquisition Microcontroller
XE88LC05
specification holds over 100% of the full scale.
3) NResol is the maximal readable resolution of the digital filter.
8.6
resolution
6
8
12
13
16
16
16
Table 8.5:
conditions
oversampling per conversion = 8
1 conversion (no offset rejection)
oversampling per conversion = 16
1 conversion (no offset rejection)
oversampling per conversion = 64
1 conversion (no offset rejection)
oversampling per conversion = 64
2 conversions (offset rejection)
oversampling per conversion = 256
1 conversion (no offset rejection)
oversampling per conversion = 256
2 conversions (offset rejection)
oversampling per conversion = 1024
8 conversion s(offset rejection)
input frequency conversion time output frequency
512 kHz
40 us
25 kHz
512 kHz
50 us
20 kHz
512 kHz
150 us
6.7 kHz
512 kHz
275 us
3.6 kHz
512 kHz
500 us
2 kHz
512 kHz
1 ms
1 kHz
512 kHz
16.5 ms
60 Hz
ADC performances examples
8.7 Linearity
To quantify linearity errors, Integral Non-Linearity (INL) and Differential Non-Linearity (DNL)
were measured for the ADC alone and for gains of 1, 5, 10, 20, 100, 1000, and a resolution of
12 bits and 16 bits.
INL is defined as the deviation (in LSB) of the DC transfer curve of each individual code from
the best-fit straight line. This specification holds over the full scale.
DNL is defined as the difference (in LSB) between the ideal (1 LSB) and measured code tran-
sitions for successive codes. INL and DNL are specified after gain and offset errors have been
removed.
8.8 Integral Non-Linearity (INL) and Differential Non-Linearity (DNL) for 12-bit
resolution
1.0
12 bits - ADC converter (No PGA; ADC only) (version v5a)
Vbat = Vref = 5.0V; fs = 500kHz; OSR = 32; NELCONV = 4
fRC = 2MHz; IB_AMP(1:0) = 11; Vinn=0V
N sweep = 1201; average on 4 samples
0.8
0.6
0.4
0.2
0.0
-0.2
-0.4
-0.6
-0.8
-1.0
0
500
1000
1500
2000
2500
V_IN [mV]
12 bits - ADC converter (No PGA; ADC only) (version v5a)
Vbat = Vref = 5.0V; fs = 500kHz; OSR = 32; NELCONV = 4
fRC = 2MHz; IB_AMP(1:0) = 11; Vinn=0V
N sweep = 1201; average on 4 samples
0.50
0.40
0.30
0.20
0.10
0.00
-0.10
-0.20
-0.30
0
500
1000
1500
2000
V_IN [mV]
Figure 8.3:
NO GAIN (ONLY ADC), 12 bit ADC setting
2500
22
D0109-40