NRF2401A Datasheet, PDF (12/38 Pages) List of Unclassifed Manufacturers – Single chip 2.4 GHz Transceiver

PRODUCT SPECIFICATION
nRF2401A Single Chip 2.4 GHz Radio Transceiver
nRF2401A ShockBurst™ Receive:
MCU interface pins: CE, DR1, CLK1 and DATA (one RX channel receive)
1. Correct address and size of payload of incoming RF packages are set when
nRF2401A is configured to ShockBurst™ RX.
2. To activate RX, set CE high.
3. After 200 µs settling, nRF2401A is monitoring the air for incoming
communication.
4. When a valid package has been received (correct address and CRC found),
nRF2401A removes the preamble, address and CRC bits.
5. nRF2401A then notifies (interrupts) the MCU by setting the DR1 pin high.
6. MCU may (or may not) set the CE low to disable the RF front end (low
current mode).
7. The MCU will clock out just the payload data at a suitable rate (ex. 10
kbps).
8. When all payload data is retrieved nRF2401A sets DR1 low again, and is
ready for new incoming data package if CE is kept high during data
download. If the CE was set low, a new start up sequence can begin, see
Figure 16.
Direct Mode
In direct mode the nRF2401A works like a traditional RF device. Data must be at
1Mbps ±200ppm, or 250kbps ±200ppm at low data rate setting, for the receiver to
detect the signals.
Direct Mode Transmit:
MCU interface pins: CE, DATA
1. When application MCU has data to send, set CE high
2. The nRF2401A RF front end is now immediately activated, and after 200
µs settling time, data will modulate the carrier directly.
3. All RF protocol parts must hence be implemented in MCU firmware
(preamble, address and CRC).
Direct Mode Receive:
MCU interface pins: CE, CLK1, and DATA
1. Once the nRF2401A is configured and powered up (CE high) in direct RX
mode, DATA will start to toggle due to noise present on the air.
2. CLK1 will also start to toggle as nRF2401A is trying to lock on to the
incoming data stream.
3. Once a valid preamble arrives, CLK1 and DATA will lock on to the
incoming signal and the RF package will appear at the DATA pin with the
same speed as it is transmitted.
4. To enable the demodulator to re-generate the clock, the preamble must be
8 bits toggling hi-low, starting with low if the first data bit is low.
5. In this mode no data ready (DR) signals is available. Address and
checksum verification must also be done in the receiving MCU.
Nordic Semiconductor ASA - Vestre Rosten 81, N-7075 Tiller, Norway - Phone [phone] - Fax [phone]
Revision: 1.0
Page 12 of 38
December 2004