U631H256 Datasheet, PDF (11/13 Pages) List of Unclassifed Manufacturers – SoftStore 32K x 8 nvSRAM

U631H256
RECALL; SRAM operation cannot commence until
t_RESTORE after V_CC exceeds V_SWITCH.
If the U631H256 is in a WRITE state at the end of
power up RECALL, the SRAM data will be corrupted.
To help avoid this situation, a 10 kΩ resistor should be
connected between W and V_CC.
Hardware Protection
The U631H256 offers hardware protection against
inadvertent STORE operation through V_CC sense.
For V_CC < V_SWITCH the software initiated STORE ope-
ration will be inhibited.
Low Average Active Power
The U631H256 has been designed to draw significantly
less power when E is LOW (chip enabled) but the
access cycle time is longer than 55 ns.
When E is HIGH the chip consumes only standby cur-
rent.
The overall average current drawn by the part depends
on the following items:
1. CMOS or TTL input levels
2. the time during which the chip is disabled (E HIGH)
3. the cycle time for accesses (E LOW)
4. the ratio of READs to WRITEs
5. the operating temperature
6. the V_CC level
The information describes the type of component and shall not be considered as assured characteristics. Terms of
delivery and rights to change design reserved.
March 31, 2006
STK Control #ML0043
11
Rev 1.0