MDT2060 Datasheet, PDF(8/12 Page) List of Unclassifed Manufacturers – 8-bit micro-controller uses a fully static CMOS design technology

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MDT2060 Datasheet, PDF (8/12 Pages) List of Unclassifed Manufacturers – 8-bit micro-controller uses a fully static CMOS design technology

◁

MDT2060

Instruction Code

Mnemonic

Operands

Function

Operating

Status

010010 trrrrrrr

ANDWR R, t AND W and register

R Wt

Z

110100 iiiiiiii

ANDWI i

AND W and immediate

i WW

Z

010011 trrrrrrr

IORWR R, t Inclu. OR W and register

R Wt

Z

110101 iiiiiiii

IORWI i

Inclu. OR W and immediate

i WW

Z

010100 trrrrrrr

XORWR R, t Exclu. OR W and register

R Wt

Z

110110 iiiiiiii

XORWI i

Exclu. OR W and immediate

i WW

Z

011111 trrrrrrr

COMR R, t Complement register

/R t

Z

010110 trrrrrrr

010101 trrrrrrr

010000 1xxxxxxx

RRR R, t Rotate right register

RLR R, t

Rotate left register

CLRW

Clear working register

R(n) R(n-1),

C

C R(7), R(0) C

R(n) r(n+1),

C

C R(0), R(7) C

0W

Z

010001 0rrrrrrr

CLRR R

Clear register

0R

Z

0000bb brrrrrrr

BCR R, b Bit clear

0 R(b)

None

0010bb brrrrrrr

BSR R, b Bit set

1 R(b)

None

0001bb brrrrrrr

BTSC R, b Bit Test, skip if clear

Skip if R(b)=0

None

0011bb brrrrrrr

BTSS R, b Bit Test, skip if set

Skip if R(b)=1

None

100nnn nnnnnnnn

101nnn nnnnnnnn

LCALL n

LJUMP n

Long CALL subroutine

Long JUMP to address

n PC,

PC+1 Stack

n PC

None

None

110111 iiiiiiii

ADDWI i

Add immediate to W

W+i W

C,HC,Z

110001 iiiiiiii

RTIW i

Return, place immediate to W Stack PC,i W

None

111000 iiiiiiii

SUBWI i

Subtract W from immediate

i-W W

C,HC,Z

010000 00001001 RTFI

Reture from interrupt

Stack PC,1 GIS None

Note :

W

WT

TMODE

CPIO

TF

PF

PC

OSC

Inclu.

Exclu.

AND

: Working register

: Watchdog timer

: TMODE mode register

: Control I/O port register

: Timer overflow flag

: Power loss flag

: Program Counter

: Oscillator

: Inclusive â â

: Exclusive â â

: Logic AND â â

b:

t:

0

1

R:

C:

HC :

Z:

/:

x:

i:

n:

Bit position

Target

: Working register

: General register

General register address

Carry flag

Half carry

Zero flag

Complement

Donât care

Immediate data ( 8 bits )

Immediate address

This specification are subject to be changed without notice. Any latest information

please preview http;//www.mdtic.com.tw

P. 8

2004/1 Ver. 1.6

▷