NT3882 Datasheet, PDF(4/9 Page) List of Unclassifed Manufacturers

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

NT3882 Datasheet, PDF (4/9 Pages) List of Unclassifed Manufacturers – Dot Matrix LCD 40-Channel Driver

◁

The truth table is listed as follows:

Latched Data

1(High)

(Selected)

0(Low)

(Nonselected)

1(High)

0(Low)

1(High)

0(Low)

Absolute Maximum Ratings*

Power Supply Voltage (VDD-GND) . . . . . . . -0.3V to 7.0V

Power Supply Voltage (VDD-VEE) . . . . . . . . . . . . . . . . . .

. . . . . . . . . . . . . . . . . . . . . . . VDD - 13.5V to VDD + 0.3V

Input Voltage . . . . . . . . . . . . . . . . . .-0.3V to VDD + 0.3V

Operating Temperature . . . . . . . . . . . . . -20qC to + 75qC

Storage Temperature . . . . . . . . . . . . . .-55qC to + 125qC

NT3882

Output level of S1 to S40

VEE

VDD

*Comments

Stresses above those listed under "Absolute Maximum

Ratings" may cause permanent damage to this device.

These are stress ratings only. Functional operation of

this device at these or any other conditions above those

indicated in the operational sections of this specification

is not implied or intended. Exposed to the absolute

maximum rating conditions for extended periods may

affect device reliability.

DC Electrical Characteristics (VDD = 5.0V, GND = 0V, VEE = 0V, TA = 25GC)

Symbol

VIH

VIL

VOH

VOL

VD1

VD2

IIL

IVL

IDD

Parameter

Input Voltage

Output Voltage

Vi-Sj Voltage

Descending

Input Leakage

Current

Vi Leakage

Current

Power Supply

Current

Terminal

CL1, CL2

DL1, DL2

DR1, DR2

Note 1

Min.

0.7 X VDD

VDD - 0.4

CL1, CL2

-5

DL1, DL2

V2, V3, VEE

-10

Typ.

Max.

VDD

0.3 X VDD

0.4

1.1

105

Unit

Conditions

IOH = -0.4mA

IOL = 0.4mA

ION = 0.1mA for one of Sj

ION = 0.05mA for each of Sj

VIN = 0 or VDD

PA S1 to S40 open

Note 2

200

PA fCL1 = 1KH

fCL2 = 400KHz

Note 1: Vi - Sj (Vi = VDD, V2, V3, VEE; j = 1 to 40) equivalent circuit.

1Kmax.

Power

Switch

1Kmax.

Data

Swtich

Note 2: Input/output current is excluded. When the input is at the intermediate level with CMOS, some excessive current

will flow through the input circuit to the power supply. To avoid this, the input level must be fixed at a high or low

state.

▷