MTV212M64 Datasheet, PDF(20/27 Page) List of Unclassifed Manufacturers – 8051 Embedded Monitor Controller MTP Type

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MTV212M64 Datasheet, PDF (20/27 Pages) List of Unclassifed Manufacturers – 8051 Embedded Monitor Controller MTP Type

◁

MYSON

TECHNOLOGY

MTV212M64

(Rev. 1.2)

USBCTR

TX0CTR

TX1CTR

RC0FIFO

TX0FIFO

TX1FIFO

64h (r/w)

65h (w)

65h (r)

66h (w)

66h (r)

68h (r)

69h (r)

6Ah (r)

6Bh (r)

6Ch (r)

6Dh (r)

6Eh (r)

6Fh (r)

70h (w)

71h (w)

72h (w)

73h (w)

74h (w)

75h (w)

76h (w)

77h (w)

78h (w)

79h (w)

7Ah (w)

7Bh (w)

7Ch (w)

7Dh (w)

7Eh (w)

7Fh (w)

Susp

TX0rdy

TX1rdy

RsmO

TX0tgl

TX1tgl

EP1cfgd RC0nak CtrRD

EP0stall

TX0cnt

EP0stall

EP1stall

TX1cnt

EP1stall

Endpoint 0 receive FIFO 1st byte

Endpoint 0 receive FIFO 2nd byte

Endpoint 0 receive FIFO 3rd byte

Endpoint 0 receive FIFO 4th byte

Endpoint 0 receive FIFO 5th byte

Endpoint 0 receive FIFO 6th byte

Endpoint 0 receive FIFO 7th byte

Endpoint 0 receive FIFO 8th byte

Endpoint 0 transmit FIFO 1st byte

Endpoint 0 transmit FIFO 2nd byte

Endpoint 0 transmit FIFO 3rd byte

Endpoint 0 transmit FIFO 4th byte

Endpoint 0 transmit FIFO 5th byte

Endpoint 0 transmit FIFO 6th byte

Endpoint 0 transmit FIFO 7th byte

Endpoint 0 transmit FIFO 8th byte

Endpoint 1 transmit FIFO 1st byte

Endpoint 1 transmit FIFO 2nd byte

Endpoint 1 transmit FIFO 3rd byte

Endpoint 1 transmit FIFO 4th byte

Endpoint 1 transmit FIFO 5th byte

Endpoint 1 transmit FIFO 6th byte

Endpoint 1 transmit FIFO 7th byte

Endpoint 1 transmit FIFO 8th byte

USBactv

USBADR (r/w) :USB device address and enable.

ENUSB = 1 â Enable USB function, clear while chip reset.

USBadr :

USB device address, clear while chip reset or USB bus reset.

INTFLG (w) : Interrupt flag. A interrupt event will set its individual flag, and, if the corresponding interrupt

enable bit is set, the 8051 INT1 source will be driven by a zero level. Software MUST clear

this register while serve the interrupt routine.

USBrstI = 1 â No action.

= 0 â Clear USBrstI flag.

RC0I = 1 â No action.

= 0 â Clear RC0I flag.

TX1I = 1 â No action.

= 0 â Clear TX1I flag.

TX0I = 1 â No action.

= 0 â Clear TX0I flag.

RsmI = 1 â No action.

= 0 â Clear RsmI flag.

INTFLG (r) : Interrupt flag.

USBrstI= 1 â Indicates the USB bus reset condition.

RC0I = 1 â Endpoint 0 has completed a receive transfer and save the data in RC0FIFO.

TX1I = 1 â Endpoint 1 has completed a transmit transfer and empty TX1FIFO.

Revision 1.2

- 20 -

2000/07/04

▷