English
Language : 

PD64012 Datasheet, PDF (2/16 Pages) List of Unclassifed Manufacturers – 12-channel PoE Manager
PD64012
12-CHANNEL PoE MANAGER
Maximum Ratings ______________________________________________
Vmain………………………………………………… -0.3 to 80 V(1)
DGND, AGND, QGND, SENSE_NEG…………..-0.3 to 0.3 V(2)
MISO, MOSI, SCK, SCL, SDA,
CLK, RESETN, CS0_N, CS1_N….………... -0.3 to (VPERI + 0.3) V
VPORT_POSx ………………………………..……
VPORT_NEGx, REF_PORT_NEG
VPORT_POSx - VPORT_NEGx
-0.3 to 80 V(1)
PORT_SENSEx…………………………..……… -0.3 to 15 V
VCC2p5, ADC2p5………….………………………....-0.3 to 3 V
VPERI……………………………..…………………. 4 V
EXT_REG……………………………………..……-0.3 to 6 V
I2CINI, ASICINI…………………………………… -0.3 to 3 V
ESD (Human Body Model)…………….….… -2 to 2 kV(3)
Max junction temperature (Tjunc)…………..…+150 °C
Junction-ambient thermal resistance (θJA)….. 25 °C/W
Junction-case thermal resistance (θJC)………16 °C/W
Lead temperature (soldering, 10 s)…………. 300 °C
Storage temperature…………………………..-40 to +125 °C
Notes: “x” defines port numbers, 0 thru 11, inclusive.
(1) 80 V is the transient voltage that can be applied for at most one minute.
(2) Maximum value between grounds.
(3) ESD testing is performed in accordance with the Human Body Model (CZap = 100 pF, RZap = 1500 Ω).
Stresses beyond those listed above, may cause permanent damage to the device. Exposure to absolute maximum rating conditions for
extended periods, may affect device reliability.
Operating Conditions ___________________________________________
PARAMETER
Operating temperature
Operational limitations (1)
MIN.
-20
15 to 44
NOM.
44 to 55
(1) Operating functions depend on the input voltage, as shown in the distribution of Figure 1.
MAX.
+85
55 to 57
UNIT
°C
V
AC Disconnect
(only up to 55 V)
PoL 802.3af Compliance
(from 44 to 57 V)
Communications (operates over entire range)
15
44
55 57 V
Figure 1 - Operational Ranges
Electrical Characteristics ________________________________________
DC Characteristics for Digital Inputs and Outputs
PARAMETER
Pin Name
Type
High level input voltage
Low level input voltage
Input voltage hysteresis
Input high current
Input low current
www.powerdsine.com
06-0003-058 (Rev. 2.8) / 5 August 2004
SYMBOL
MIN.
MAX. UNIT
DISABLE_PORTS
Schmitt Trigger CMOS input, TTL level with internal pullup
VIH
2.0
V
VIL
0.8
V
0.3
V
IIH
+10
+150
µA
IIL
NA
NA
µA
2
REMARKS
© PowerDsine 2003
Information in this document subject
to change without prior notice.