English
Language : 

CMA8864-04 Datasheet, PDF (2/9 Pages) List of Unclassifed Manufacturers – I2C, Mixed Voltage clock Synthesizer with Buffer for PENTIUMTM & II CPU/PCI system
Ver. 1.2
6F, No. 100, Sec. 4, Civil Boulevard, Taipei, Taiwan
TEL: (02)8773-1100 FAX: 886-2-8773-2211
WWW : http://www.cmedia.com.tw
PIN DESCRIPTION
NAME
VDD1
REF0
/ CPU3.3#_2.5
GND
XTAL_IN
XTAL_OUT
VDD2
PCICLK_F
/ FS1
PCICLK1
/ FS2
PCICLK2-5
PCICLK6
/ PCI_STOP#
SDRAM12-1
VDD3
SDRAM10:1
SDATA
SDCLK
24MHz
/ MODE
48MHz
/ FS0
CPUCLK4
CPUCLK3
VDDL2
CPUCLK2
CPUCLK1
REF1
/ CPU_STOP#
IOAPIC
VDDL1
TYPE NO.
P
1
I/O
2
G 3, 9, 16, 22,
27, 33, 39, 45
I
4
O
5
P
6, 14
I/O
7
I/O
8
O
10, 11, 12,
13
I/O
15
O 17, 18, 20,
21, 28, 29,
31, 32, 34,
35, 37, 38
P
19, 30, 36
O 20, 21, 28,
29, 31, 32,
34, 35,37, 38
I
23
I
24
I/O
25
I/O
26
O
40
O
41
P
42
O
43
O
44
I/O
46
I/O
47
P
48
DESCRIPTION
Analog 3.3V power supply for PLL core, REF, XTAL_IN/_OUT.
14.318MHz clock output.
/ Indicates VDDL2 power supply, 0=3.3V CPU, 1=2.5V CPU.
Ground.
Crystal input.
Crystal output.
3.3V I/O power supply for PCICLK.
PCI clock output free-running, TTL compatible 3.3V.
/ Frequency select pin, latched input, internal pull-High.
PCI clock output TTL compatible 3.3V.
/ Frequency select pin, latched input, internal pull-High.
PCI clock output TTL compatible 3.3V.
PCI clock output TTL compatible 3.3V.
/ halts PCICLK at logic 0 level when input low, MODE=0 (Mobil mode)
SDRAM clock output.
3.3V I/O power supply for SDRAM, 24/48MHz.
SDRAM clock outputs powered by VDD3.
Data input pin for I2C bus.
Clock input pin for I2C bus.
24MHz clock output 3.3V.
MODE=1
Pin 15 = PCICLK6
Pin 46 = REF1
MODE=0
Pin 15 = CPI_STOP#
Pin 46 = CPU_STOP#
48MHz clock output 3.3V.
/ Frequency select pin, latched input, internal pull-High.
CPU and Host clock output 3.3V output, powered by VDD3.
CPU and Host clock output 3.3V output, powered by VDD3.
2.5V/3.3V I/O power supply.
CPU and Host clock output 2.5V/3.3V output, powered by VDDL2.
CPU and Host clock output 2.5V/3.3V output, powered by VDDL2.
14.318MHz clock output.
/ halts CPUCLK at logic 0 level when input low, MODE=0 (Mobil mode)
14.318MHz clock output 2.5V/3.3V, powered by VDDL1.
2.5V/3.3V I/O power supply.
CMEI
2
CMA8864-04