English
Language : 

DM8108 Datasheet, PDF (12/35 Pages) List of Unclassifed Manufacturers – 8 port 10/100M Fast Ethernet Switching Controller
DM8108
8 port 10/100M Fast Ethernet Switching Controller
Operation Overview
The SW Architecture Family of switching devices has
been defined as low cost, high performance and
scalable architecture for a small switching system of
packetized data. Various devices will be developed.
The OEMs will be able to design robust switching
configurations based on the SW architecture.
The SW Architecture Family uses a “store-and-
forward’ switching approach. This approach has the
following advantages:
• Store-and-forward switches allow switching
between differing speed media (e.g. 10Mbps and
100Mbps).
• Store-and-forward switches improve overall
network performance by acting as a ‘network
cache’,
effectively buffering packets during
times of heavy congestion.
• Store-and-forward switches prevent the
erroneous packets from forwarding by analyzing
the frame check sequence (FCS) before
forwarding to the destination port.
• Store-and-forward switches prevent illegal
frames (runt or oversized) from being forwarded
and
thereby reduce the congestion caused
by bad packets.
The basic operation of DM8108 is very simple. The
DM8108 receives the incoming packets from the
Ethernet ports, searches in the Address Table for the
destination MAC address, and forwards the packet to
the appropriate port, which could be either local (one
of the DM8108’s port) or in a different DM8108
device that resides on the expansion bus. If the
destination address is not found, the packet will be
treated as a multicast packet and sent to every port
(other than the source port) and other devices on the
expansion bus.
The DM8108 automatically learns the port number of
attached network devices by examining the Source
MAC address of all incoming packets. If the Source
Address is not found in the Address Table, the device
adds it to the table (with source port and device
information). The Address Table is managed by
DM8108 individually.
Address Learning
The DM8108 can learn up to 16K unique MAC addresses.
Addresses are stored in the Address Table located in the
DRAM which will be initialized after RESET.
Packet Buffering
Incoming packets are buffered in the DRAM array. These
buffers provide elastic storage for transferring data between
low-speed and high speed segments. The packet buffers
are managed automatically by the DM8108.
Packet Forwarding Protocol
The DM8108 updates the Transmit Descriptor of the target
port, which is learned from Address Table, with the received
packet buffer location and packet length. The MAC of
target port will fetch the packet for transmission once the
memory bus is available.
Expansion Bus
The Expansion Bus is defined as a special case of a normal
Fast Ethernet MII port except running at much higher data
rate.
The designer can link several DM8108s within a switching
box or can link several switching boxes.
12
Preliminary
Version: DM8108-DS-P02
November 25, 1999