English
Language : 

EN25F40A Datasheet, PDF (33/62 Pages) Eon Silicon Solution Inc. – 4 Megabit Serial Flash Memory with 4Kbyte Uniform Sector
EN25F40A
CS#
CLK
0 1 2 3 4 5 6 7 8 9 10
28 29 30 31
DQ0
DQ1
Command
32h
3 Address bytes
(24 clocks)
A23 A22 A21
*
A3 A2 A1 A0
DQ2
DQ3
CS#
CLK
DQ0
DQ1
* = MSB
31 32 33 34 35 36 37
Data
Byte
1
Data
Byte
2
Data
Byte
3
A0 D4 D0 D4 D0 D4 D0
D5 D1 D5 D1 D5 D1
534 535 536 537 538 539 540 541 542 543
Data
Byte
252
Data
Byte
253
Data
Byte
254
Data
Byte
255
Data
Byte
256
D4 D0 D4 D0 D4 D0 D4 D0 D4 D0
D5 D1 D5 D1 D5 D1 D5 D1 D5 D1
DQ2
DQ3
D6 D2 D6 D2 D6 D2
D7 D3 D7 D3 D7 D3
***
D6 D2 D6 D2 D6 D2 D6 D2 D6 D2
D7 D3 D7 D3 D7 D3 D7 D3 D7 D3
*****
Figure 19. Quad Input Page Program Instruction Sequence Diagram (SPI Mode only)
Sector Erase (SE) (20h)
The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it can be
accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write
Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).
The Sector Erase (SE) instruction is entered by driving Chip Select (CS#) Low, followed by the in-
struction code, and three address bytes on Serial Data Input (DI). Any address inside the Sector (see
Table 2) is a valid address for the Sector Erase (SE) instruction. Chip Select (CS#) must be driven Low
for the entire duration of the sequence.
The instruction sequence is shown in Figure 20. Chip Select (CS#) must be driven High after the eighth
bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is not
executed. As soon as Chip Select (CS#) is driven High, the self-timed Sector Erase cycle (whose du-
ration is tSE) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read
to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the
This Data Sheet may be revised by subsequent versions
33
or modifications due to changes in technical specifications.
©2013 Eon Silicon Solution, Inc.,
Rev. A, Issue Date: 2013/11/18
www.eonssi.com