GD25Q16C Datasheet, PDF(12/49 Page) ELM Electronics

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

GD25Q16C Datasheet, PDF (12/49 Pages) ELM Electronics – 16M-bit Serial Flash

◁

GD25Q16CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash

7. COMMANDS DESCRIPTION

http://www.elm-tech.com

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit

on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in

to the device, most significant bit first on SI, each bit being latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-byte command code. Depending on the command, this

might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last

bit of the command sequence has been shifted in. For the commands of Read, Fast Read, Read Status Register

or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a

data-out sequence. CS# can be driven high after any bit of the data-out sequence is being shifted out.

For the commands of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write

Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary,

otherwise the command is rejected, and is not executed. That means CS# must be driven high when the number

of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if CS# is driven high

at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table2. Commands (Standard/Dual/Quad SPI)

Command Name Byte 1 Byte 2 Byte 3

Byte 4 Byte 5 Byte 6 n-Bytes

Write Enable

06H

Write Disable

04H

Volatile SR Write Enable 50H

Read Status Register

05H

Read Status Register-1 35H

Write Status Register

01H

Read Data

03H

Fast Read

0BH

Dual Output Fast Read 3BH

(S7-S0)

(S15-S8)

(S7-S0)

A23-A16

Dual I/O Fast Read

BBH A23-A8 (2)

Quad Output Fast Read

Quad I/O Fast Read

Quad I/O Word Fast

Read (7)

Continuous Read Mode

Reset

Page Program

Quad Page Program

Sector Erase

Block Erase (32K)

Block Erase (64K)

Chip Erase

Enable Reset

Reset

Program/Erase Suspend

Program/Erase Resume

6BH

EBH

E7H

A23-A16

A23-A0

M7-M0 (4)

A23-A0

M7-M0 (4)

FFH

02H

32H

20H

52H

D8H

C7/60H

66H

99H

75H

7AH

A23-A16

(S15-S8)

A15-A8

A7-A0

M7-M0 (2)

A15-A8

dummy (5)

dummy (6)

A15-A8

(continuous)

A7-A0

(D7-D0) (1)

A7-A0

(D7-D0) (3)

(D7-D0)

dummy

(Next byte) (continuous)

(D7-D0) (continuous)

D7-D0 (1) (continuous)

(continuous)

(D7-D0) (3) (continuous)

(continuous)

(D7-D0) (3)

(continuous)

A7-A0

D7-D0 Next byte

D7-D0 (3)

49 - 12

Rev.1.1

▷