English
Language : 

DA14582_16 Datasheet, PDF (136/172 Pages) Dialog Semiconductor – Bluetooth Low Energy 4.2 SoC with Audio CODEC
DA14582
Bluetooth Low Energy 4.2 SoC with Audio CODEC
FINAL
Table 244: GP_CONTROL_REG (0x50003308)
Bit
Mode Symbol
Description
5:1
r/w
EM_MAP
Select the mapping of the Exchange memory pages.
0: EM size 0 kB, SysRAM size 42 kB
1: EM size 2 kB, SysRAM size 48 kB
2: EM size 3 kB, SysRAM size 47 kB
3: EM size 4 kB, SysRAM size 46 kB
4: EM size 5 kB, SysRAM size 45 kB
5: EM size 6 kB, SysRAM size 44 kB
6: EM size 7 kB, SysRAM size 43 kB
7: EM size 8 kB, SysRAM size 42 kB
8: Reserved
9: EM size 4 kB, SysRAM size 40 kB
10: EM size 5 kB, SysRAM size 40 kB
11: EM size 6 kB, SysRAM size 40 kB
12: EM size 7 kB, SysRAM size 40 kB
13: EM size 8 kB, SysRAM size 40 kB
14: EM size 9 kB, SysRAM size 40 kB
15: EM size 10 kB, SysRAM size 40 kB
16: Reserved
17: EM size 6 kB, SysRAM size 38 kB
18: EM size 7 kB, SysRAM size 38 kB
19: EM size 8 kB, SysRAM size 38 kB
20: EM size 9 kB, SysRAM size 38 kB
21: EM size 10 kB, SysRAM size 38 kB
22: EM size 11 kB, SysRAM size 38 kB
23: EM size 12 kB, SysRAM size 38 kB
other: Reserved.
0
r/w
BLE_WAKEUP_REQ If '1', the BLE wakes up. Must be kept high at least for 1 low
power clock period.
If the BLE is in deep sleep state, then by setting this bit it will
cause the wakeup LP IRQ to be asserted with a delay of 3 to
4 low power cycles.
Reset
0x1
0x0
Table 245: TIMER0_CTRL_REG (0x50003400)
Bit
Mode Symbol
15:4 -
-
3
r/w
PWM_MODE
2
r/w
TIM0_CLK_DIV
1
r/w
TIM0_CLK_SEL
0
r/w
TIM0_CTRL
Description
Reserved
0 = PWM signals are '1' during high time.
1 = PWM signals send out the (fast) clock divided by 2 dur-
ing high time. So it will be in the range of 1 to 8 MHz.
1 = Timer0 uses selected clock frequency as is.
0 = Timer0 uses selected clock frequency divided by 10.
Note that this applies only to the ON-counter.
1 = Timer0 uses 16, 8, 4 or 2 MHz (fast) clock frequency.
0 = Timer0 uses 32 kHz (slow) clock frequency.
0 = Timer0 is off and in reset state.
1 = Timer0 is running.
Reset
0x0
0x0
0x0
0x0
0x0
Table 246: TIMER0_ON_REG (0x50003402)
Bit
Mode Symbol
15:0 r0/w TIM0_ON
Description
Timer0 On reload value:
If read the actual counter value ON_CNTer is returned
Reset
0x0
Datasheet
CFR0011-120-01
Revision 3.0
136 of 172
08-Nov-2016
© 2015 Dialog Semiconductor