English
Language : 

3D3702 Datasheet, PDF (3/4 Pages) Data Delay Devices, Inc. – MONOLITHIC GATED DELAY LINE OSCILLATOR (SERIES 3D3702)
3D3702
APPLICATION NOTES (CONT’D)
POWER SUPPLY AND
TEMPERATURE CONSIDERATIONS
The delay of CMOS integrated circuits is strongly
dependent on power supply and temperature.
The monolithic 3D3702 oscillator utilizes novel
and innovative compensation circuitry to
minimize the frequency variations induced by
fluctuations in power supply and/or temperature.
The thermal coefficient is reduced to 250 PPM/C,
which is equivalent to a variation, over the -40C
to 85C operating range, of ±1.5% from the room-
temperature frequency setting. The power supply
coefficient is reduced, over the 3.0V to 3.6V
operating range, to ±0.5% of the frequency
setting at the nominal 3.3VDC power supply.
These specifications hold for the lower
frequencies only. For higher dash numbers, the
variations will be slightly greater, as noted in
Table 1. It is essential that the power supply
pin be adequately bypassed and filtered. In
addition, the power bus should be of as low
an impedance construction as possible.
Power planes are preferred.
DEVICE SPECIFICATIONS
TABLE 2: ABSOLUTE MAXIMUM RATINGS
PARAMETER
SYMBOL MIN
MAX UNITS NOTES
DC Supply Voltage
VDD
-0.3
7.0
V
Input Pin Voltage
VIN
-0.3
VDD+0.3
V
Input Pin Current
IIN
-1.0
1.0
mA
25C
Storage Temperature
TSTRG
-55
150
C
Lead Temperature
TLEAD
300
C
10 sec
TABLE 3: DC ELECTRICAL CHARACTERISTICS
(-40C to 85C, 3.0V to 3.6V)
PARAMETER
SYMBOL MIN
Static Supply Current*
IDD
High Level Input Voltage
VIH
2.0
Low Level Input Voltage
VIL
High Level Input Current
IIH
Low Level Input Current
IIL
High Level Output
IOH
Current
Low Level Output Current
IOL
4.0
Output Rise & Fall Time
TR & TF
TYP
3.5
-20.0
MAX
5.5
0.8
1.0
1.0
-4.0
UNITS
mA
V
V
µA
µA
mA
15.0
mA
2.0
2.5
ns
NOTES
VIH = VDD
VIL = 0V
VDD = 3.0V
VOH = 2.4V
VDD = 3.0V
VOL = 0.4V
CLD = 5 pf
*IDD(Dynamic) = 2 * CLD * VDD * F
where: CLD = Average capacitance load/output (pf)
F = Device frequency (GHz)
Input Capacitance = 10 pf typical
Output Load Capacitance (CLD) = 25 pf max
Doc #06027
DATA DELAY DEVICES, INC.
3
12/5/2006
3 Mt. Prospect Ave. Clifton, NJ 07013