3D3323 Datasheet, PDF (1/4 Pages) Data Delay Devices, Inc. – MONOLITHIC TRIPLE FIXED DELAY LINE

MONOLITHIC TRIPLE
FIXED DELAY LINE
(SERIES 3D3323)
3D3323
FEATURES
• All-silicon, low-power CMOS technology
• Vapor phase, IR and wave solderable
• Auto-insertable (DIP pkg.)
• Low ground bounce noise
• Leading- and trailing-edge accuracy
• Delay range: 10 through 6000ns
• Delay tolerance: 2% or 1.0ns
• Temperature stability: ±3% typ (-40C to 85C)
• Vdd stability: ±1% typical (3.0V to 3.6V)
• Minimum input pulse width: 20% of total
delay
• 14-pin DIP available as drop-in replacement for
• hybrid delay lines
PACKAGES
I1 1 8 VDD
I1 1 14 VDD
I2 2 7 O1
N/C 2 13 N/C
I3 3 6 O2
I2 3 12 O1
GND 4 5 O3
N/C 4 11 N/C
3D3323M DIP
3D3323H Gull-Wing
I1
I2
I3
GND
18
27
36
45
VDD
O1
O2
O3
3D3323Z SOIC
(150 Mil)
I3 5 10 O2
N/C 6 9 N/C
GND 7 8 O3
3D3323 DIP
3D3323G Gull-Wing
3D3323K Unused pins
removed
For mechanical dimensions, click here.
For package marking details, click here.
FUNCTIONAL DESCRIPTION
PIN DESCRIPTIONS
The 3D3323 Triple Delay Line product family consists of fixed-delay
I1
Delay Line 1 Input
CMOS integrated circuits. Each package contains three matched,
I2
Delay Line 2 Input
independent delay lines. Delay values can range from 10ns through
I3
Delay Line 3 Input
6000ns. The input is reproduced at the output without inversion,
O1 Delay Line 1 Output
shifted in time as per the user-specified dash number. The 3D3323
O2 Delay Line 2 Output
is CMOS-compatible and features both rising- and falling-edge
O3 Delay Line 3 Output
accuracy.
VDD +3.3 Volts
GND Ground
The all-CMOS 3D3323 integrated circuit has been designed as a
N/C No Connection
reliable, economic alternative to hybrid fixed delay lines. It is offered
in a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.
TABLE 1: PART NUMBER SPECIFICATIONS
DIP-8
3D3323M
3D3323H
-10
-15
-20
-25
-30
-40
-50
-100
-200
-500
-1000
-6000
PART NUMBER
SOIC-8 DIP-14
3D3323Z 3D3323
3D3323G
-10
-10
-15
-15
-20
-20
-25
-25
-30
-30
-40
-40
-50
-50
-100
-100
-200
-200
-500
-500
-1000
-1000
-6000
-6000
DIP-14
3D3323K
-10
-15
-20
-25
-30
-40
-50
-100
-200
-500
-1000
-6000
DELAY
PER LINE
(ns)
10 ± 1.0
15 ± 1.0
20 ± 1.0
25 ± 1.0
30 ± 1.0
40 ± 1.0
50 ± 1.0
100 ± 2.0
200 ± 4.0
500 ± 10.0
1000 ± 20
6000 ±120
Max Operating
Frequency
33.3 MHz
22.2 MHz
16.7 MHz
13.3 MHz
11.1 MHz
8.33 MHz
6.67 MHz
3.33 MHz
1.67 MHz
0.67 MHz
0.33 MHz
0.05 MHz
INPUT RESTRICTIONS
Absolute Max Min Operating
Oper. Freq.
Pulse Width
100.0 MHz
100.0 MHz
100.0 MHz
83.3 MHz
71.4 MHz
62.5 MHz
50.0 MHz
25.0 MHz
12.5 MHz
5.00 MHz
2.50 MHz
0.42 MHz
15.0 ns
22.5 ns
30.0 ns
37.5 ns
45.0 ns
60.0 ns
75.0 ns
150.0 ns
300.0 ns
750.0 ns
1500.0 ns
9000.0 ns
Absolute Min
Oper. P.W.
5.0 ns
5.0 ns
5.0 ns
6.0 ns
7.0 ns
8.0 ns
10.0 ns
20.0 ns
40.0 ns
100.0 ns
200.0 ns
1200.0 ns
NOTE: Any delay between 10 and 6000 ns not shown is also available.
2006 Data Delay Devices
Doc #06017
DATA DELAY DEVICES, INC.
1
5/10/2006
3 Mt. Prospect Ave. Clifton, NJ 07013