DS89C430_07 Datasheet, PDF (40/46 Pages) Dallas Semiconductor – Ultra-High-Speed Flash Microcontrollers

DS89C430/DS89C450 Ultra-High-Speed Flash Microcontrollers
Watchdog Timer
The watchdog timer functions as the source of both the watchdog interrupt and the watchdog reset. When the clock
divider is set to 10b, the interrupt timeout has a default divide ratio of 2¹⁷ of the crystal oscillator clock, with the
watchdog reset set to time out 512 system clock cycles later. This results in a 33MHz crystal oscillator producing
an interrupt timeout every 3.9718ms, followed 15.5µs later by a watchdog reset. The watchdog timer is reset to the
default divide ratio following any reset. Using the WD0 and WD1 bits in the clock control (CKCON.6 and 7) register,
other divide ratios can be selected for longer watchdog interrupt periods. Table 13 summarizes the watchdog bits
settings and the timeout values. Note: All watchdog timer reset timeouts follow the programmed interrupt timeouts
by 512 system clock cycles, which equates to varying numbers of oscillator cycles depending on the clock divide
(CD1:0) and crystal multiplier settings.
Table 13. Watchdog Timeout Value (In Number of Oscillator Clocks)
4X/2X _CD1:0
WATCHDOG INTERRUPT TIMEOUT
WD1:0 = 00 WD1:0 = 01 WD1:0 = 10 WD1:0 = 11
1
00
2¹⁵
2¹⁸
2²¹
2²⁴
0
00
2¹⁶
2¹⁹
2²²
2²⁵
x
01
2¹⁷
2²⁰
2²³
2²⁶
x
10
2¹⁷
2²⁰
2²³
2²⁶
x
11
2²⁷
2³⁰
2³³
2³⁶
WD1:0 = 00
2¹⁵ + 128
2¹⁶ + 256
2¹⁷ + 512
2¹⁷ + 512
2²⁷ + 524,288
WATCHDOG RESET TIMEOUT
WD1:0 = 01
WD1:0 = 10
2¹⁸ + 128
2¹⁹ + 256
2²⁰ + 512
2²¹ + 128
2²² + 256
2²³ + 512
2²⁰ + 512
2²³ + 512
2³⁰ + 524,288 2³³ + 524,288
WD1:0 = 11
2²⁴ + 128
2²⁵ + 256
2²⁶ + 512
2²⁶ + 512
2³⁶ + 524,288
A watchdog control (WDCON) SFR is used for programming the functions. EWT (WDCON.1) is the enable for the
watchdog timer-reset function and RWT (WDCON.0) is the bit used to restart the watchdog timer. Setting the RWT
bit restarts the timer for another full interval. If the watchdog timer-reset function is masked by the EWT bit and no
resets are issued to the timer through the RWT bit, the watchdog timer generates interrupt timeouts at a rate
determined by the programmed divide ratio. WDIF (WDCON.3) is the interrupt flag set at timer termination and
WTRF (WDCON.2) is the reset flag set following a watchdog reset timeout. Setting the EWDI bit (EIE.4) enables
the watchdog interrupt. The watchdog timer reset and interrupt timeouts are measured by counting system clock
cycles.
An independent watchdog timer functions as the crystal startup counter to count 65,536 crystal clock cycles before
allowing the crystal oscillator to function as the system clock. This warmup time is verified by the watchdog timer
following each power-up as well as each time the crystal is restarted following a stop mode. The watchdog is also
used to establish a startup time whenever the CTM in the PMR register is set to enable the crystal multiplier
(4X/2X).
One of the watchdog timer applications is for the watchdog to wake up the system from idle mode. The watchdog
interrupt can be programmed to allow a system to wake up periodically to sample the external world.
Internal System Reset
A software reset can be initiated by writing a system reset command to the flash control SFR. The reset state is
maintained for approximately 90 external clock cycles. During this time, the RST pin is driven to a logic high. Once
the reset is removed, the RST pin is driven low, and operation begins from address 0000h.
40 of 46