DS17285 Datasheet, PDF(22/38 Page) Dallas Semiconductor

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

DS17285 Datasheet, PDF (22/38 Pages) Dallas Semiconductor – 3V/5V Real-Time Clock

◁

EXTENDED CONTROL REGISTER 4B

MSB

BIT 7

ABE

BIT 6

E32k

BIT 5

BIT 4

RCE

BIT 3

PRS

BIT 2

RIE

DS17285/DS17287

BIT 1

WIE

LSB

BIT 0

KSE

ABE â Auxiliary Battery Enable. This bit when written to a logic 1 enables the VBAUX pin for extended

functions.

E32k â Enable 32.768kHz Output. This bit when written to a logic 1 enables the 32.768kHz oscillator

frequency to be output on the SQW pin. E32k is set to a 1 when VCC is powered up.

CS â Crystal Select. When CS is set to a 0, the oscillator is configured for operation with a crystal that

has a 6pF specified load capacitance. When CS = 1, the oscillator is configured for a 12.5pF crystal. CS is

disabled in the DS17287 module and should be set to CS = 0.

RCE â RAM Clear Enable. When set to a 1, this bit enables a low level on RCLR to clear all 114 bytes

of user RAM. When RCE = 0, RCLR and the RAM clear function are disabled.

PRS â PAB Reset Select. When set to a 0, the PWR pin is set high-z when the DS17285 goes into power

fail. When set to a 1, the PWR pin remains active upon entering power fail.

RIE â RAM Clear Interrupt Enable. When RIE is set to a 1, the IRQ pin is driven low when a RAM

clear function is completed.

WIE â Wake-up Alarm Interrupt Enable. When VCC voltage is absent and WIE is set to a 1, the PWR

pin is driven active low when a wake-up condition occurs, causing the WF bit to be set to 1. When VCC is

then applied, the IRQ pin is also driven low. If WIE is set while system power is applied, both IRQ and

PWR are driven low in response to WF being set to 1. When WIE is cleared to a 0, the WF bit has no

affect on the PWR or IRQ pins.

KSE â Kickstart Interrupt Enable. When VCC voltage is absent and KSE is set to a 1, the PWR pin is

driven active low when a kickstart condition occurs ( KS pulsed low), causing the KF bit to be set to 1.

When VCC is then applied, the IRQ pin is also driven low. If KSE is set to 1 while system power is

applied, both IRQ and PWR are driven low in response to KF being set to 1. When KSE is cleared to a 0,

the KF bit has no affect on the PWR or IRQ pins.

22 of 38

▷