English
Language : 

DS12C887A Datasheet, PDF (1/2 Pages) Dallas Semiconductor – Real-Time Clock
www.maxim-ic.com
FEATURES
§ Drop-in replacement for IBM AT computer
clock/calendar
§ Pin compatible with the MC146818B and
DS1287A
§ Totally nonvolatile with over 10 years of
operation in the absence of power
§ Self-contained subsystem includes lithium,
quartz, and support circuitry
§ Counts seconds, minutes, hours, days, day of
the week, date, month, and year with leap-
year compensation valid up to 2100
§ Binary or BCD representation of time,
calendar, and alarm
§ 12- or 24-hour clock with AM and PM in 12-
hour mode
§ Daylight Savings Time option
§ Selectable between Motorola and Intel bus
timing
§ Multiplex bus for pin efficiency
§ Interfaced with software as 128 RAM
locations
– 15 bytes of clock and control registers
– 113 bytes of general purpose RAM
§ Programmable square-wave output signal
§ Bus-compatible interrupt signals (IRQ)
§ Three interrupts are separately software-
maskable and testable
– Time-of-day alarm once/second to
once/day
– Periodic rates from 122ms to 500ms
– En-of-clock update cycle
§ Century register
DS12C887A
Real-Time Clock
PIN ASSIGNMENT
MOT 1
NC 2
NC 3
AD0 4
AD1 5
AD2 6
AD3 7
AD4 8
AD5 9
AD6 10
AD7 11
GND 12
24
VCC
23 SQW
22
NC
21
RCLR
20 NC
19 IRQ
18 RESET
17 DS
16 NC
15 R/W
14
AS
13 CS
DS12C887A
24-Pin Encapsulated Package
PIN DESCRIPTION
AD0–AD7 - Multiplexed Address/Data Bus
NC
- No Connect
MOT
- Bus Type Selection
CS
- RTC Chip Select Input
AS
- Address Strobe
R/ W
DS
- Read/Write Input
- Data Strobe
RESET - Reset Input
IRQ
SQW
VCC
RCLR
GND
- Interrupt Request Output
- Square-Wave Output
- +5V Main Supply
- RAM Clear
- Ground
DESCRIPTION
The DS12C887A real-time clock plus RAM is designed to be a direct upgrade replacement for the
DS12887A in existing IBM-compatible personal computers to add hardware year-2000 compliance. A
century byte was added to memory location 50, 32h, as called out by the PC AT specification. The
DS12C887A is identical in form, fit, and function to the DS1287A, and provides additional 64 bytes of
general-purpose RAM. Access to this additional RAM space is determined by the logic level presented on
AD6 during the address portion of an access cycle. The RCLR pin is used to clear (set to logic 1) all 113
bytes of general purpose RAM but does not affect the RAM associated with the real time clock. In order
1 of 2
111901