CY7C64013C_11 Datasheet, PDF (7/53 Pages) Cypress Semiconductor – Full-Speed USB (12-Mbps) Function

CY7C64013C
CY7C64113C
Table 2. I/O Register Summary
Register Name
Port 0 Data
Port 1 Data
Port 2 Data
Port 3 Data
Port 0 Interrupt Enable
Port 1 Interrupt Enable
Port 2 Interrupt Enable
Port 3 Interrupt Enable
GPIO Configuration
HAPI and I²C Configuration
USB Device Address A
EP A0 Counter Register
EP A0 Mode Register
EP A1 Counter Register
EP A1 Mode Register
EP A2 Counter Register
EP A2 Mode Register
USB Status & Control
Global Interrupt Enable
Endpoint Interrupt Enable
Timer (LSB)
Timer (MSB)
WDT Clear
I²C Control & Status
I²C Data
DAC Data
DAC Interrupt Enable
DAC Interrupt Polarity
DAC Isink
Reserved
EP A3 Counter Register
EP A3 Mode Register
EP A4 Counter Register
EP A4 Mode Register
Reserved
Reserved
Reserved
Reserved
Reserved
I/O Address
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x1F
0x20
0x21
0x24
0x25
0x26
0x28
0x29
0x30
0x31
0x32
0x38-0x3F
0x40
0x41
0x42
0x43
0x44
0x48
0x49
0x4A
0x4B
0x4C
Read/Write
R/W
R/W
R/W
R/W
W
W
W
W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
W
R/W
R/W
R/W
W
W
W
R/W
R/W
R/W
R/W
Function
GPIO Port 0 Data
GPIO Port 1 Data
GPIO Port 2 Data
GPIO Port 3 Data
Interrupt Enable for Pins in Port 0
Interrupt Enable for Pins in Port 1
Interrupt Enable for Pins in Port 2
Interrupt Enable for Pins in Port 3
GPIO Port Configurations
HAPI Width and I²C Position Configuration
USB Device Address A
USB Address A, Endpoint 0 Counter
USB Address A, Endpoint 0 Configuration
USB Address A, Endpoint 1 Counter
USB Address A, Endpoint 1 Configuration
USB Address A, Endpoint 2 Counter
USB Address A, Endpoint 2 Configuration
USB Upstream Port Traffic Status and Control
Global Interrupt Enable
USB Endpoint Interrupt Enables
Lower 8 Bits of Free-running Timer (1 MHz)
Upper 4 Bits of Free-running Timer
Watchdog Timer Clear
I²C Status and Control
I²C Data
DAC Data
Interrupt Enable for each DAC Pin
Interrupt Polarity for each DAC Pin
Input Sink Current Control for each DAC Pin
Reserved
USB Address A, Endpoint 3 Counter
USB Address A, Endpoint 3 Configuration
USB Address A, Endpoint 4 Counter
USB Address A, Endpoint 4 Configuration
Reserved
Reserved
Reserved
Reserved
Reserved
Document Number: 38-08001 Rev. *D
Page
15
16
16
16
17
17
18
18
16
21
32
32
32
32
32
32
32
31
26
27
20
21
14
22
22
19
20
20
19
32
32
32
32
Page 7 of 53
[+] Feedback