CY14C101PA_13 Datasheet, PDF (41/43 Pages) Cypress Semiconductor – 1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock

CY14C101PA
CY14B101PA
CY14E101PA
Document History Page
Document Title: CY14C101PA, CY14B101PA, CY14E101PA, 1-Mbit (128 K × 8) Serial (SPI) nvSRAM with Real Time Clock
Document Number: 001-54392
Rev.
ECN No.
Submission
Date
Orig. of
Change
Description of Change
**
2754627 08/21/09
GVCH New data sheet
*A
2860397 01/20/2010 GVCH Changed Vcc range for CY14C101PA from 2.3 V–2.7 V to 2.4 V–2.6 V
Removed 16-SOIC 150 mil package
Added V_OH, V_OL, V_IH, V_IL and V_CAP specs for Vcc (Typ) = 2.5 V
Updated V_IH min value from 1.4 V to 2.0 V for Vcc (Typ) = 3 V & 5 V
*B
2902491 03/31/2010 GVCH Changes datasheet status from “Advance” to “Preliminary”
Updated Logic Block Diagram, Pinout, and Pin Definitions
Complete content write
Changed I_CC4 value from 2 mA to 3 mA
Added FAST_RDSN, FAST_RDSR, and FAST_RDID opcodes in Table 1
Added C_i parameter in DC Electrical Characteristics
Changed V_CAP value from for V_CC=2.4 V–2.6 V in DC Electrical Characteristics
Changed min value from 100 µF to 170 µF
Changed typ value from 150 µF to 220 µF
Changed max value from 330 µF to 270 µF
Changed V_CAP value from for V_CC = 2.7 V–3.6 V and V_CC = 4.5 V–5.5 V in DC
Electrical Characteristics
Changed min value from 40 µF to 42 µF
Added Data Retention and Endurance Table
Added Capacitance Table
Added Thermal Resistance Table
Added AC Test Conditions Table
Added V_DR and R_BKCHG in RTC Characteristics Table
Changed t_CSS parameter min value from 3 ns to 5 ns for 104 MHz
Changed t_CSH parameter min value from 3 ns to 5 ns for 104 MHz
Changed t_SD parameter min value from 3 ns to 4 ns for 104 MHz
Changed t_HD parameter min value from 2 ns to 3 ns for 104 MHz
Added Figures
Added t_FA for V_CC = 2.4 V–2.6 V
Added t_WAKE for V_CC = 2.4 V–2.6 V
Added t_SB parameter
Changed V_SWITCH from 4.45 V to 4.40 V for V_CC = 4.5 V to 5.5 V
Added Software Controlled STORE/RECALL Cycles Table
Updated t_RECALL value from 200 µs to 300 µs
Changed t_SS value from 100 to 200 µs
Added Hardware STORE Cycle Table
Updated Ordering Information
Updated package diagram
*C
3150044 01/21/2011 GVCH Hardware STORE and HSB pin Operation: Added more clarity on HSB pin
operation
Updated Setting the Clock description
Updated ‘W’ bit description in Register Map Detail table
Updated best practices
Added t_RTCp parameter to RTC Characteristics table
Updated t_LZHSB parameter description
Fixed typo in Figure 36
Updated t_SS value from 200 µs to 500 µs
Updated t_RECALL value from 300 µs to 600 µs
Added Acronyms and Document Conventions table
Document Number: 001-54392 Rev. *L
Page 41 of 43