English
Language : 

MB39C811 Datasheet, PDF (33/36 Pages) Cypress Semiconductor – Ultra Low Power Buck PMIC Solar/Vibrations Energy Harvesting
MB39C811
18. Major Changes
Spansion Publication Number: MB39C811_DS405-00013….
Page
Section
Change Results
Preliminary 0.1 [June 14, 2013]
-
-
Revision 1.0 [November 18, 2013]
6
4.Pin Assignments
7
5.Pin Descriptions
9
7.Absolute Maximum Rating
10
8.RecommendedOperatingConditions
11
9.1.DC Characteristics
18
11.Example
22
14.OrderingInformation
23
15.Marking
24
16.Product Label
25
17.RecommendedMountingConditions
Revision 2.0 [August 29, 2014]
11
9. Electrical Characteristics
Table 9-1 DC characteristics
11. Typical Application Circuits
18
Figure 11-3 Voltage doubler rectification circuit
for vibration harvester
19 to 21 12. Application Notes
22 to 26 13. Typical Characteristics
27
14. Layout for Printed Circuit Board
30 to 32 18. Product Label
Revision 3.0
7
5. Pin Descriptions
8
6. Block Diagram
11
9. Electrical Characteristics
9.1 DC characteristics
15
10. Function
10.3 Function descriptions
Initial release
Changed Pin8 PGND to N.C.
Changed Pin8 PGND to N.C.
Added Max in Power dissipation
Added Figure [Power dissipation]
Changed VIN pin input slew rate
Added VIN pin , Input current
AddedAC pin input current
Deleted Added VIN pin , Input current
Deleted AC pin input current
Changed values in "Input voltage range"
Deleted Input slew rate
Added "IOUT=1mA" in "Preset output voltage" and changed values
Changed "over current protection" to "peak switching current" and values
Changed "Output current" to "Maximum output current" and values
Changed values in "UVLO release voltage"
Changed values in "UVLO detection voltage"
Added new
Added "Table 14-2 EVB OrderingInformation"
Added new
Added new
Added new
Deleted Input voltage range
Added the explanation of the voltage doubler rectification circuit
Added the “12. Application Notes”
Updated the “13. Typical Characteristics”
Added the “14. Layout for Printed Circuit Board”
Changed the “18. Product Label”
Added descriptions for all N.C. pins in “Table 5-1 Pin descriptions”
“Non connection pin”→“Non connection pin (Leavethis pin open)”
Wiring correction in “Figure 6-1 Block diagram”
Deleted the wire connections between DCGND1, DCGND2 pins and each
bridge rectifier, then added the internal GNDs.
Addedconditions and notes for output power-good detection voltage in
“Table 9-1 DC characteristics”
“To preset voltage ratio”→“To preset voltage ratio VVOUT ≥ 3.3V (*2)”
Addedconditions and notes in “Table 10-3 Output power-good signal output
(OPGOOD)”
“≥ VOPGH ”→“≥ VOPGH (VVOUT ≥ 3.3V) (*1)”
Document Number: 002-08401 Rev *A
Page 33 of 36