CY29947 Datasheet, PDF (3/7 Pages) Cypress Semiconductor – 2.5V or 3.3V, 200-MHz, 1:9 Clock Distribution Buffer

CY29947
Maximum Ratings ^[2]
Maximum Input Voltage Relative to V_SS: ............. V_SS – 0.3V
Maximum Input Voltage Relative to V_DD:............. V_DD + 0.3V
Storage Temperature: ................................ –65°C to + 150°C
Operating Temperature: ................................ –40°C to +85°C
Maximum ESD protection ................................................ 2kV
Maximum Power Supply: ................................................5.5V
Maximum Input Current: ............................................±20 mA
This device contains circuitry to protect the inputs against
damage due to high static voltages or electric field; however,
precautions should be taken to avoid application of any volt-
age higher than the maximum rated voltages to this circuit. For
proper operation, V_in and V_out should be constrained to the
range:
V_SS < (V_in or V_out) < V_DD
Unused inputs must always be tied to an appropriate logic volt-
age level (either V_SS or V_DD).
DC Parameters: V_DD = V_DDC = 3.3V ±10% or 2.5V ±5%, Over the specified temperature range
Parameter
V_IL
V_IH
I_IL
I_IH
V_OL
V_OH
I_DDQ
I_DD
Zout
C_in
Description
Input Low Voltage
Input High Voltage
Input Low Current^[3]
Input High Current^[3]
Output Low Voltage^[4]
Output High Voltage^[4]
Quiescent Supply
Current
Dynamic Supply
Current
Output Impedance
Input Capacitance
Conditions
I_OL = 20 mA
I_OH = –20 mA, V_DD = 3.3V
I_OH = –20 mA, V_DD = 2.5V
V_DD = 3.3V, Outputs @ 100 MHz,
CL = 30 pF
V_DD = 3.3V, Outputs @ 160 MHz,
CL = 30 pF
V_DD = 2.5V, Outputs @ 100 MHz,
CL = 30 pF
V_DD = 2.5V, Outputs @ 160 MHz,
CL = 30 pF
V_DD = 3.3V
V_DD = 2.5V
Min.
V_SS
2.0
2.5
1.8
12
14
Typ.
5
120
200
85
140
15
18
4
Max.
0.8
V_DD
–100
10
0.4
7
18
22
Unit
V
V
µA
µA
V
V
mA
mA
Ω
pF
Notes:
2. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
3. Inputs have pull-up/pull-down resistors that effect input current.
4. Driving series or parallel terminated 50Ω (or 50Ω to V_DD/2) transmission lines.
Document #: 38-07287 Rev. *C
Page 3 of 7