CY8C24633-24PVXIT Datasheet, PDF (21/52 Pages) Cypress Semiconductor – PSoC® Programmable System-on-Chip

CY8C24633
DC Analog Output Buffer Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V
and –40 °C  T_A  85 °C, or 3.0 V to 3.6 V and –40 °C  T_A  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C
and are for design guidance only.
Table 13. 5 V DC Analog Output Buffer Specifications
Symbol
Description
C_L
Load capacitance
V_OSOB
TCV_OSOB
V_CMOB
R_OUTOB
Input offset voltage (absolute value)
Average input offset voltage drift
Common-mode input voltage range
Output resistance
Power = low
Power = high
V_OHIGHOB High output voltage swing
(Load = 32 to V_dd/2)
Power = low
Power = high
V_OLOWOB Low output voltage swing
(Load = 32 to V_dd/2)
Power = low
Power = high
I_SOB
Supply current including bias cell
(no load)
Power = low
Power = high
PSRR_OB Supply voltage rejection ratio
Min
Typ
Max
Units
Notes
–
–
200
pF This specification applies to
the external circuit that is
being driven by the analog
output buffer.
–
3
12
mV
–
+6
–
V/°C
0.5
–
V_dd - 1.0
V
–
1
–
W
–
1
–
W
0.5 x V_dd + 1.1 –
–
V
0.5 x V_dd + 1.1 –
–
V
–
– 0.5 x V_dd - 1.3 V
–
– 0.5 x V_dd - 1.3 V
–
1.1
5.1
mA
–
2.6
8.8
mA
52
64
–
dB V_OUT > (V_dd - 1.25).
Table 14. 3.3 V DC Analog Output Buffer Specifications
Symbol
Description
C_L
Load capacitance
V_OSOB
TCV_OSOB
V_CMOB
R_OUTOB
V_OHIGHOB
V_OLOWOB
I_SOB
PSRR_OB
Input offset voltage (absolute value)
average input offset voltage drift
Common-mode input voltage range
Output resistance
Power = low
Power = high
High output voltage swing
(Load = 1 k to V_dd/2)
Power = low
Power = high
Low output voltage swing
(Load = 1 k to V_dd/2)
Power = low
Power = high
Supply current including bias cell
(No Load)
Power = low
Power = high
Supply voltage rejection ratio
Min
Typ
Max
Units
Notes
–
–
200
pF This specification applies to
the external circuit that is
being driven by the analog
output buffer.
–
3
12
mV
–
+6
–
V/°C
0.5
–
V_dd – 1.0
V
–
1
–
W
–
1
–
W
0.5 x V_dd + 1.0 –
–
V
0.5 x V_dd + 1.0 –
–
V
–
– 0.5 x V_dd - 1.0 V
–
– 0.5 x V_dd - 1.0 V
–
0.8
2.0
mA
–
2.0
4.3
mA
52
64
–
dB V_OUT > (V_dd - 1.25).
Document Number: 001-20160 Rev. *H
Page 21 of 52