English
Language : 

CY7C66013C_11 Datasheet, PDF (17/61 Pages) Cypress Semiconductor – Full Speed USB (12 Mbps) Peripheral Controller with Integrated Hub
CY7C66013C, CY7C66113C
Port 0 Data
Bit #
Bit Name
Read/Write
Reset
7
P0.7
R/W
1
6
P0.6
R/W
1
5
P0.5
R/W
1
Table 7. Port 0 Data
4
P0.4
R/W
1
3
P0.3
R/W
1
2
P0.2
R/W
1
1
P0.1
R/W
1
ADDRESS 0x00
0
P0.0
R/W
1
Port 1Data
Bit #
Bit Name
Read/Write
Reset
7
P1.7
R/W
1
6
P1.6
R/W
1
5
P1.5
R/W
1
Table 8. Port1 Data
4
P1.4
R/W
1
3
P1.3
R/W
1
2
P1.2
R/W
1
1
P1.1
R/W
1
ADDRESS 0x01
0
P1.0
R/W
1
Port 2 Data
Bit #
Bit Name
Read/Write
Reset
7
P2.7
R/W
1
6
P2.6
R/W
1
5
P2.5
R/W
1
Table 9. Port 2 Data
4
P2.4
R/W
1
3
P2.3
R/W
1
2
P2.2
R/W
1
1
P2.1
R/W
1
ADDRESS 0x02
0
P2.0
R/W
1
Port 3 Data
Bit #
Bit Name
7
Reserved
Read/Write R/W
Reset
-
Table 10. Port 3 Data
6
5
4
P3.6
P3.5
P3.4
CY7C66113C CY7C66113C
only
only
R/W
R/W
R/W
1
1
1
3
P3.3
R/W
1
2
P3.2
R/W
1
1
P3.1
ADDRESS 0x03
0
P3.0
R/W
R/W
1
1
Special care should be taken with any unused GPIO data bits.
An unused GPIO data bit, either a pin on the chip or a port bit
that is not bonded on a particular package, must not be left
floating when the device enters the suspend state. If a GPIO data
bit is left floating, the leakage current caused by the floating bit
may violate the suspend current limitation specified by the USB
specifications. If a ‘1’ is written to the unused data bit and the port
is configured with open drain outputs, the unused data bit
remains in an indeterminate state. Therefore, if an unused port
bit is programmed in open-drain mode, it must be written with a
‘0.’ Notice that the CY7C66013C always requires that P3[7:5] be
written with a ‘0.’ When the CY7C66113C is used the P3[7]
should be written with a ‘0.’
In normal non HAPI mode, reads from a GPIO port always return
the present state of the voltage at the pin, independent of the
settings in the Port Data Registers. If HAPI mode is activated for
a port, reads of that port return latched data as controlled by the
HAPI signals (see Hardware Assisted Parallel Interface (HAPI)
on page 26). During reset, all of the GPIO pins are set to a high
impedance input state (‘1’ in open drain mode). Writing a ‘0’ to a
GPIO pin drives the pin LOW. In this state, a ‘0’ is always read
on that GPIO pin unless an external source overdrives the
internal pull down device.
Document Number: 38-08024 Rev. *G
Page 17 of 61
[+] Feedback