CY28443-2 Datasheet, PDF (15/24 Pages) Cypress Semiconductor – Clock Generator for Intel® Calistoga Chipset

PRELIMINARY
CY28443-2
FS_A, FS_B,FS_C
VTT_PWRGD#
PWRGD_VRM
VDD Clock Gen
Clock State State 0
0.2-0.3 ms
Delay
State 1
Wait for
VTT_PWRGD#
Sample Sels
State 2
Device is not affected,
VTT_PWRGD# is ignored
State 3
Off
Clock Outputs
Off
Clock VCO
On
On
Figure 12. VTT_PWRGD# Timing Diagram
VDD_A = 2.0V
S0
Power Off
S1
Delay >0.25 ms
VTT_PWRGD# = Low
S2
Sample
Inputs straps
VDD_A = off
S3
Normal
Operation
VTT_PWRGD# = toggle
Wait for <1.8ms
Enable Outputs
Figure 13. Clock Generator Power-up/Run State Diagram
Document #: 38-07718 Rev. *B
Page 15 of 24