W320-04 Datasheet, PDF (12/17 Pages) SpectraLinear Inc – 200 MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs

PWRDWN# Deassertion
W320-04
66BUFF1/GMCH
66BUFF0,2
PCI
PCI_F (APIC)
PWR_DWN#
CPU
CPU#
3V66
66IN
USB
REF
< 3 ms
10-30 µs min.
100-200 µs max.
Note: PCI_STOP# asserted LOW
PWRGD# Timing Diagrams
GND VRM 5/12V
PWRGD#
VID [3:0]
BSEL [1:0]
PWRGD# FROM
VRM
PWRGD# FROM
NPN
VCC CPU CORE
PWRGD#
VCC W320 CLOCK
GEN
CLOCK STATE
CLOCK VCO
CLOCK OUTPUTS
Possible glitch while Clock VCC is coming
up. Will be gone in 0.2–0.3 mS delay.
State 0
OFF
0.2 -- 0.3 ms Wait for _Sample
delay _{PWRGD# BSELS}
State 1 State 2 State 3
ON
OFF
ON
Figure 2. CPU Power Before Clock Power
Document #: 38-07010 Rev. *C
Page 12 of 17