W312-02_05 Datasheet, PDF (11/20 Pages) Cypress Semiconductor – FTG for VIA™ K7 Series Chipset with Programmable Output Frequency

W312-02
Byte 14: Programmable Frequency Select N-Value Register
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Name
Pro_Freq_EN
CPU_FSEL_M6
CPU_FSEL_M5
CPU_FSEL_M4
CPU_FSEL_M3
CPU_FSEL_M2
CPU_FSEL_M1
CPU_FSEL_M0
Default
Description
0 Programmable output frequencies enabled
0 = disabled
1 = enabled
0 If Prog_Freq_EN is set, W300 will use the values programmed in
0
CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] to determine the CPU output
frequency. The new frequency will start to load whenever CPU_FSELM[6:0] is
0 updated.
0
The setting of FS_Override bit determines the frequency ratio for CPU, SDRAM,
AGP and SDRAM. When it is cleared, W312-02 will use the same frequency
0 ratio stated in the Latched FS[4:0] register. When it is set, W312-02 will use the
0
frequency ratio stated in the SEL[4:0] register.
W312-02 supports programmable CPU frequency ranging from 50 MHz to 248
0 MHz.
Byte 15: Reserved Register
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Pin#
–
–
–
–
–
–
–
–
Name
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Default
0
0
0
0
0
0
1
1
Description
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved. Write with ‘1’
Reserved. Write with ‘1’
Byte 16: Reserved Register
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Pin#
–
–
–
–
–
–
–
Name
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Default
0
0
0
0
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Description
Byte 17: Reserved Register
Bit
Bit 7
Pin#
–
Bit 6
–
Bit 5
–
Bit 4
–
Bit 3
–
Bit 2
–
Bit 1
–
Name
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Default
0
0
0
0
0
0
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Description
Document #: 38-07259 Rev. *C
Page 11 of 20