English
Language : 

CY8CLED16 Datasheet, PDF (10/39 Pages) Cypress Semiconductor – EZ-Color™ HB LED Controller
CY8CLED16
48-Pin Part Pinouts
Table 3. 48-Pin Part Pinout (SSOP)
Pin
Type
Pin
No. Digital Analog Name
Description
1
IO
I
P0[7] Analog column mux input.
2
IO
IO P0[5] Analog column mux input and column output.
3
IO
IO P0[3] Analog column mux input and column output.
4
IO
I
P0[1] Analog column mux input.
5
IO
P2[7]
6
IO
P2[5]
7
IO
I
P2[3] Direct switched capacitor block input.
8
IO
I
P2[1] Direct switched capacitor block input.
9
IO
P4[7]
10
IO
P4[5]
11
IO
P4[3]
12
IO
P4[1]
13
Power
SMP Switch Mode Pump (SMP) connection to
external components required.
14
IO
P3[7]
15
IO
P3[5]
16
IO
P3[3]
17
IO
P3[1]
18
IO
P5[3]
19
IO
P5[1]
20
IO
P1[7] I2C Serial Clock (SCL).
21
IO
P1[5] I2C Serial Data (SDA).
22
IO
P1[3]
23
IO
P1[1]
Crystal (XTALin), I2C Serial Clock (SCL),
ISSP-SCLK*.
24
Power
Vss
Ground connection.
25
IO
P1[0]
Crystal (XTALout), I2C Serial Data (SDA),
ISSP-SDATA*.
26
IO
P1[2]
27
IO
P1[4] Optional External Clock Input (EXTCLK).
28
IO
P1[6]
29
IO
P5[0]
30
IO
P5[2]
31
IO
P3[0]
32
IO
P3[2]
33
IO
P3[4]
34
IO
P3[6]
35
Input
XRES Active high external reset with internal pull
down.
36
IO
P4[0]
37
IO
P4[2]
38
IO
P4[4]
39
IO
P4[6]
40
IO
I
P2[0] Direct switched capacitor block input.
41
IO
I
P2[2] Direct switched capacitor block input.
42
IO
P2[4] External Analog Ground (AGND).
43
IO
P2[6] External Voltage Reference (VREF).
44
IO
I
P0[0] Analog column mux input.
45
IO
IO P0[2] Analog column mux input and column output.
46
IO
IO P0[4] Analog column mux input and column output.
47
IO
I
P0[6] Analog column mux input.
48
Power
Vdd
Supply voltage.
LEGEND: A = Analog, I = Input, and O = Output.
* These are the ISSP pins, which are not High Z at POR (Power On Reset).
48-Pin Device
A, I, P0[7] 1
A, IO, P0[5] 2
A, IO, P0[3] 3
A, I, P0[1] 4
P2[7] 5
P2[5] 6
A, I, P2[3] 7
A, I, P2[1] 8
P4[7] 9
P4[5] 10
P4[3] 11
P4[1] 12
SMP 13
P3[7] 14
P3[5] 15
P3[3] 16
P3[1] 17
P5[3] 18
P5[1] 19
I2C SCL, P1[7] 20
I2C SDA, P1[5] 21
P1[3] 22
I2C SCL, XTALin, P1[1] 23
Vss 24
SSOP
48 Vdd
47 P0[6], A, I
46 P0[4], A, IO
45 P0[2], A, IO
44 P0[0], A, I
43 P2[6], External VREF
42 P2[4], External AGND
41 P2[2], A, I
40 P2[0], A, I
39 P4[6]
38 P4[4]
37 P4[2]
36 P4[0]
35 XRES
34 P3[6]
33 P3[4]
32 P3[2]
31 P3[0]
30 P5[2]
29 P5[0]
28 P1[6]
27 P1[4], EXTCLK
26 P1[2]
25 P1[0], XTALout, I2C SDA
Document Number: 001-13105 Rev. **
Page 10 of 39