English
Language : 

CY62136VLL Datasheet, PDF (1/12 Pages) Cypress Semiconductor – 128K x 16 Static RAM
CY62136V MoBL™
Features
• Low voltage range:
— CY62136V: 2.7V-3.6V
• Ultra-low active, standby power
• Easy memory expansion with CE and OE features
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
• CMOS for optimum speed/power
Functional Description
The CY62136V is a high-performance CMOS static RAM or-
ganized as 131,072 words by 16 bits. This device features ad-
vanced circuit design to provide ultra-low active current. This
is ideal for providing More Battery Life™ (MoBL™) in portable
applications such as cellular telephones. The device also has
an automatic power-down feature that significantly reduces
power consumption by 99% when addresses are not toggling.
The device can also be put into standby mode when deselect-
ed (CE HIGH). The input/output pins (I/O0 through I/O15) are
placed in a high-impedance state when: deselected (CE
Logic Block Diagram
DATA IN DRIVERS
A8
A7
A6
A5
A4
128K x 16
A3
A2
RAM Array
1024 X 2048
A1
A0
COLUMN DECODER
128K x 16 Static RAM
HIGH), outputs are disabled (OE HIGH), BHE and BLE are
disabled (BHE, BLE HIGH), or during a write operation (CE
LOW, and WE LOW).
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable
(BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is
written into the location specified on the address pins (A0
through A16). If Byte High Enable (BHE) is LOW, then data
from I/O pins (I/O8 through I/O15) is written into the location
specified on the address pins (A0 through A16).
Reading from the device is accomplished by taking Chip En-
able (CE) and Output Enable (OE) LOW while forcing the Write
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then
data from the memory location specified by the address pins
will appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW,
then data from memory will appear on I/O8 to I/O15. See the
Truth Table at the back of this data sheet for a complete de-
scription of read and write modes.
The CY62136V is available in 48-ball FBGA and standard
44-pin TSOP Type II (forward pinout) packaging.
I/O0–I/O7
I/O8–I/O15
BHE
WE
CE
OE
BLE
Pin Configurations
TSOP II (Forward)
Top View
A4 1
44
A3 2
43
A2 3
42
A1 4
41
A0 5
40
CE 6
39
I/O0 7
38
I/O1 8
37
I/O2 9
36
I/O3 10
35
VCC 11
34
VSS 12
33
I/O4 13
32
I/O5 14
31
I/O6 15
30
I/O7 16
29
WE 17
28
A16 18
27
A15 19
26
A14 20
25
A13 21
24
A12 22
23
A5
A6
A7
OE
BHE
BLE
I/O15
I/O14
I/O13
I/O12
VSS
VCC
I/O11
I/O10
I/O9
I/O8
NC
A8
A9
A10
A11
NC
MoBL and More Battery Life are trademarks of Cypress Semiconductor Corporation.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
Document #: 38-05087 Rev. **
Revised September 5, 2000
 ▷