English
Language : 

CY28551-3 Datasheet, PDF (1/29 Pages) Cypress Semiconductor – Universal Clock Generator for Intel, VIA and SIS®
CY28551-3
Universal Clock Generator for Intel, VIA and SIS®
Features
• Compliant to Intel® CK505
• Selectable CPU clock buffer type for Intel P4 or K8 selection
• Selectable CPU frequencies
• Universal clock to support Intel, SiS and VIA platform
• 0.7V Differential CPU clock for Intel CPU
• 3.3V Differential CPU clock for AMD K8
• 100-MHz differential SRC clocks
• 96-MHz differential dot clock
• 133-MHz Link clock
• 48-MHz USB clocks
• 33-MHz PCI clock
• Dynamic Frequency Control
• Dial-A-Frequency®
• WatchDog Timer
• Two Independent Overclocking PLLs
• Low-voltage frequency select input
• I2C support with readback capabilities
• Ideal Lexmark Spread Spectrum profile for maximum
electromagnetic interference (EMI) reduction
• 3.3V power supply
• 56-pin QFN packages
CPU SRC SATA PCI REF LINK DOT96 24_48M 48M
x 2 x 6 x1 x 6 x 3 x2
x1
x1
x1
Block Diagram
Xin
14.318-MHz
Xout
Crystal
PLL Reference
DOC[2:1]
FS[D:A]
SEL_P4_K8
SEL[1:0]
PLL1 Divider
CPU
PLL2 Divider
PCIEX
Multiplexer
Controller
PLL3 Divider
SATA
Pin Configuration
VDD_REF
REF[2:0]
VDD_CPU
CPUT[1:0]
CPUC[1:0]
VDD_PCIEX
PCIET [6:2]
PCIEC 6:2]
VDD_SATA
PCIET0 /SATAT
PCIEC0 /SATAC
VDD_DOT
DOT96T/SATAT/LINK0
DOT96C/SATAC/LINK1
VDD_PCI
PCI[6:0]
56 55 54 53 52 51 50 49 48 47 46 45 44 43
*SEL0/ PCI5 1
42 Xout
VDD48 2
41 VDDREF
**SEL24_48 / 24_48M 3
40 SCLK
**SEL1/48M 4
39 SDATA
VSS48 5
38 VTTPWRG#/PD
VDDDOT 6
37 CPUT0
LINK0/DOT96T/SATAT 7
LINK1/DOT96C/SATAC 8
CY28551-3
36 CPUC0
35 VDDCPU
VSSDOT 9
34 CPUT1
VDDSATA 10
33 CPUC1
SATAT/PCIEXT0 11
32 VSSCPU
SATAC/PCIEXC0 12
31 **DOC2
VSSSATA 13
30 VSSA
NC 14
29 VDDA
15 16 17 18 19 20 21 22 23 24 25 26 27 28
VTTPWR_GD#/PD
SEL24_48
RESET_I#
SDATA
SCLK
PLL4
Fixed
Divider
I2C
Logic
WDT
VDD_48
48M
24_48M
SRESET#
* Indicates internal pull-up
** indicates internal pull-down
Cypress Semiconductor Corporation
Document #: 001-05677 Rev. *D
• 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Revised August 03, 2006