CY14B104LA_12 Datasheet, PDF (1/26 Pages) Cypress Semiconductor – 4-Mbit (512 K × 8/256 K × 16) nvSRAM

CY14B104LA, CY14B104NA
4-Mbit (512 K × 8/256 K × 16) nvSRAM
4-Mbit (512 K × 8/256 K × 16) nvSRAM
Features
■ 20 ns, 25 ns, and 45 ns access times
■ Internally organized as 512 K × 8 (CY14B104LA) or 256 K × 16
(CY14B104NA)
■ Hands off automatic STORE on power-down with only a small
capacitor
■ STORE to QuantumTrap non-volatile elements initiated by
software, device pin, or AutoStore on power-down
■ RECALL to SRAM initiated by software or power-up
■ Infinite read, write, and recall cycles
■ 1 million STORE cycles to QuantumTrap
■ 20 year data retention
■ Single 3 V +20, –10 operation
■ Industrial temperature
■ Packages
❐ 44-/54-pin thin small outline package (TSOP) Type II
❐ 48-ball fine-pitch ball grid array (FBGA)
■ Pb-free and restriction of hazardous substances (RoHS)
compliant
Functional Description
The Cypress CY14B104LA/CY14B104NA is a fast static RAM
(SRAM), with a non-volatile element in each memory cell. The
memory is organized as 512 K bytes of 8 bits each or 256 K
words of 16-bits each. The embedded non-volatile elements
incorporate QuantumTrap technology, producing the world’s
most reliable non-volatile memory. The SRAM provides infinite
read and write cycles, while independent non-volatile data
resides in the highly reliable QuantumTrap cell. Data transfers
from the SRAM to the non-volatile elements (the STORE
operation) takes place automatically at power-down. On
power-up, data is restored to the SRAM (the RECALL operation)
from the non-volatile memory. Both the STORE and RECALL
operations are also available under software control.
Logic Block Diagram ^{[1, 2, 3]}
A₀
R
A₁
O
A₂
W
A₃
A₄
D
A₅
E
A₆
C
A₇
A₈
A₁₇
O
D
E
A₁₈
R
DQ₀
DQ₁
DQ₂
DQ₃
DQ₄
I
N
DQ₅
P
DQ₆
U
T
DQ₇
B
DQ₈
U
F
DQ₉
F
DQ₁₀
E
R
DQ₁₁
S
DQ₁₂
DQ₁₃
DQ₁₄
DQ₁₅
Quatrum Trap
2048 X 2048
STORE
RECALL
STATIC RAM
ARRAY
2048 X 2048
COLUMN I/O
COLUMN DEC
A₉ A₁₀ A₁₁ A₁₂ A₁₃ A₁₄ A₁₅ A₁₆
V_CC
V_CAP
POWER
CONTROL
STORE/RECALL
CONTROL
SOFTWARE
DETECT
HSB
A₁₄ - A₂
OE
WE
CE
BLE
BHE
Notes
1. Address A₀–A₁₈ for × 8 configuration and Address A₀–A₁₇ for × 16 configuration.
2. Data DQ₀–DQ₇ for × 8 configuration and Data DQ₀–DQ₁₅ for × 16 configuration.
3. BHE and BLE are applicable for × 16 configuration only.
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 001-49918 Rev. *L
• San Jose, CA 95134-1709 • 408-943-2600
Revised June 13, 2012