FX949 Datasheet, PDF (11/25 Pages) CML Microcircuits – CDPD Wireless Modem Data Pump

CDPD Wireless Modem Data Pump
FX949
Read Only Register Description
RXDATA0 to RXDATA62 Registers (Hex address $00 to $3E)
These are read only registers and all 63 registers are each updated with 6-bit symbols every time a valid SYNC
occurs. This is indicated by an interrupt (see SYNC, SYNC ERRORS, and SYNC ERROR LIMIT).
SYNDROME SYMBOL 1 to 16 (Hex address $3F to $4E)
These 16, 6-bit symbols contain the syndrome calculated from the received data (RXDATA 0 to 62). The
syndrome is recalculated every time a valid SYNC occurs. An all zero pattern in the 16 syndrome symbols
indicates zero errors in the data.
STATUS Register (Hex address $4F)
This is a read only register that contains the status of the various functions on the device as described below:
SYNC
(Bit 7)
This bit is set to "1" when a forward channel synchronisation word has been
received successfully. (See SYNC ERRORS and SYNC ERROR LIMIT). This bit is
reset to "0" when the sync word has not been detected for more than 420 bits (i.e.
sync lost).
DEC
(Bit 6)
This bit indicates the decode status of the Mobile Data Base Station (MDBS) on the
forward channel. This bit is set to "1" when the station fails to decode data
successfully, and is reset to "0" when the station is successful in decoding data.
This bit will only change and be valid if SYNC (Bit 7) is set to "1".
IDLE
(Bit 5)
This bit indicates the active status of the Mobile Data Base Station (MDBS) on the
forward channel. This bit is set to "0" when the station is in an IDLE state, and reset
to "1" when the station is in a BUSY state. This bit will only change and be valid if
SYNC (Bit 7) is set to "1".
The IDLE bit is derived from a majority decision on the five consecutive busy/idle
bits, as in the CDPD specification.
The first block of data received in the forward channel will not output any data until
the sync word has been found. Once this has been found, the most recent (last) idle
bit will be output in the STATUS register, and the IDLEF bit will be set to "1" in the
IRQ FLAGS register.
The next seven idle bits are output as they come in and, so long as the sync word
remains correct, successive idle bits are output as they come in.
ERROR
(Bit 4)
This bit indicates if there are errors in RXDATA. This bit is set to "0" if all syndrome
symbols (1 - 16) are "0", i.e. no errors in the data. This bit is set to "1" if any
syndrome symbol is not "0", i.e. errors are present in the data. This bit is updated
every time a valid SYNC occurs.
SYNC ERRORS
(Bits 2, 1 and 0)
This 3-bit number indicates the number of errors received in the synchronisation
word. It is updated whenever the synchronisation word is in error less than or equal
to the number specified by the SYNC ERROR LIMIT bits of the CONTROL register.
It also implies the synchronisation word has been received successfully and sets the
SYNC bit to "1" (See SYNC above).
© 1996 Consumer Microcircuits Limited
11
D/949/5