CS4362A Datasheet, PDF (20/47 Pages) Cirrus Logic – 114 dB, 192 kHz 6-channel D/A Converter

CS4362A
3. APPLICATIONS
The CS4362A serially accepts twos complement formatted PCM data at standard audio sample rates including 48,
44.1 and 32 kHz in SSM, 96, 88.2 and 64 kHz in DSM, and 192, 176.4 and 128 kHz in QSM. Audio data is input via
the serial data input pins (SDINx). The Left/Right Clock (LRCK) determines which channel is currently being input
on SDINx, and the Serial Clock (SCLK) clocks audio data into the input data buffer.
The CS4362A can be configured in hardware mode by the M0, M1, M2 , M3 and DSD_EN pins and in software
mode through I²C or SPI.
3.1 Master Clock
MCLK/LRCK must be an integer ratio as shown in Table 1. The LRCK frequency is equal to Fs, the frequen-
cy at which words for each channel are input to the device. The MCLK-to-LRCK frequency ratio is detected
automatically during the initialization sequence by counting the number of MCLK transitions during a single
LRCK period. Internal dividers are then set to generate the proper internal clocks. Table 1 illustrates several
standard audio sample rates and the required MCLK and LRCK frequencies. Please note there is no re-
quired phase relationship, but MCLK, LRCK and SCLK must be synchronous.
Speed Mode
(sample-rate range)
Sample
Rate
(kHz)
MCLK (MHz)
MCLK Ratio
Single-Speed
32
(4 to 50 kHz)
44.1
48
256x
8.1920
11.2896
12.2880
384x
12.2880
16.9344
18.4320
512x
16.3840
22.5792
24.5760
768x
24.5760
33.8688
36.8640
MCLK Ratio
Double-Speed
64
(50 to 100 kHz)
88.2
96
128x
8.1920
11.2896
12.2880
192x
12.2880
16.9344
18.4320
256x
16.3840
22.5792
24.5760
384x
24.5760
33.8688
36.8640
MCLK Ratio
Quad-Speed
176.4
(100 to 200 kHz)
192
64x
11.2896
12.2880
96x
16.9344
18.4320
128x
22.5792
24.5760
192x
33.8688
36.8640
Note: These modes are only available in software mode by setting the MCLKDIV bit = 1.
Table 1. Common Clock Frequencies
Software
mode only
1024x*
32.7680
45.1584
49.1520
512x*
32.7680
45.1584
49.1520
256x*
45.1584
49.1520
3.2 Mode Select
In hardware mode operation is determined by the Mode Select pins. The state of these pins are continually
scanned for any changes. These pins require connection to supply or ground as outlined in figure 6. For
M0, M1, M2 supply is VLC and for M3 and DSD_EN supply is VLS. Tables 2 - 4 show the decode of these
pins.
In software mode the operational mode and data format are set in the FM and DIF registers. “Parameter
Definitions” on page 41.
20
DS617PP1