CAT25010 Datasheet, PDF (7/11 Pages) Catalyst Semiconductor – 1K/2K/4K SPI Serial CMOS EEPROM

CAT25010/20/40
to provide clock pulses. The internal address pointer is
automatically incremented to the next higher address
after each byte of data is shifted out. When the highest
address is reached, the address counter rolls over to
0000h allowing the read cycle to be continued indefinitely.
The read operation is terminated by pulling the CS high.
To read the status register, RDSR instruction should be
sent. The contents of the status register are shifted out
on the SO line. The status register may be read at any
time even during a write cycle. Read sequece is
illustrated in Figure 4. Reading status register is illustrated
in Figure 5.
WRITE Sequence
The CAT25010/20/40 powers up in a Write Disable
state. Prior to any write instructions, the WREN instruction
must be sent to CAT25010/20/40. The device goes into
Write enable state by pulling the CS low and then
clocking the WREN instruction into CAT25010/20/40.
The CS must be brought high after the WREN instruction
to enable writes to the device. If the write operation is
initiated immediately after the WREN instruction without
CS being brought high, the data will not be written to the
Figure 4. Read Instruction Timing
CS
0 1 2 3 4 5 6 7 8 9 10 20 21 22 23 24 25 26 27 28 29 30
SK
OPCODE
SI
0000001 1
BYTE ADDRESS*
SO
HIGH IMPEDANCE
*Please check the instruction set table for address
DATA OUT
7 6 5 432 1 0
MSB
Figure 5. RDSR Instruction Timing
CS
SCK
SI
SO
0
1
2
3
4
5
6
7
8
9 10 11 12 13 14
OPCODE
0
0
0
0
0
HIGH IMPEDANCE
1
0
1
DATA OUT
7
6
5
4
32
10
MSB
Note: Dashed Line= mode (1, 1) – – – – –
7
Doc. No. 1006, Rev. L