English
Language : 

CAT25C11 Datasheet, PDF (1/12 Pages) Catalyst Semiconductor – 1K/2K/4K/8K/16K SPI Serial CMOS EEPROM
CAT25C11/03/05/09/17
1K/2K/4K/8K/16K SPI Serial CMOS EEPROM
FEATURES
s 10 MHz SPI compatible
s 1.8 to 6.0 volt operation
s Hardware and software protection
s Low power CMOS technology
s SPI modes (0,0 & 1,1)*
s Commercial, industrial, automotive and extended
temperature ranges
ALOGEN FR
LEA D F REETM
s 1,000,000 program/erase cycles
s 100 year data retention
s Self-timed write cycle
s 8-pin DIP/SOIC, 8/14-pin TSSOP and 8-pin MSOP
s 16/32-byte page write buffer
s Write protection
– Protect first page, last page, any 1/4 array or
lower 1/2 array
DESCRIPTION
The CAT25C11/03/05/09/17 is a 1K/2K/4K/8K/16K-Bit
SPI Serial CMOS EEPROM internally organized as
128x8/256x8/512x8/1024x8/2048x8 bits. Catalyst’s
advanced CMOS Technology substantially reduces
device power requirements. The CAT25C11/03/05
features a 16-byte page write buffer. The 25C09/17
features a 32-byte page write buffer.The device operates
via the SPI bus serial interface and is enabled though a
Chip Select (CS). In addition to the Chip Select, the clock
PIN CONFIGURATION
input (SCK), data in (SI) and data out (SO) are required
to access the device. The HOLD pin may be used to
suspend any serial communication without resetting the
serial sequence. The CAT25C11/03/05/09/17 is designed
with software and hardware write protection features
including Block Write protection. The device is available
in 8-pin DIP, 8-pin SOIC, 8/14-pin TSSOP and 8-pin
MSOP packages.
TSSOP Package (U14, Y14) SOIC Package (S, V)
DIP Package (P, L)
TSSOP Package (U, Y)
CS
1
14
SO 2
13
NC 3
12
NC 4
11
NC 5
10
WP 6
9
VSS
7
8
PIN FUNCTIONS
VCC
HOLD
NC
NC
NC
SCK
SI
CS 1
SO 2
WP 3
VSS 4
8 VCC
7 HOLD
6 SCK
5 SI
MSOP Package (R, Z)*
CS 1
SO 2
WP 3
VSS 4
8 VCC
7 HOLD
6 SCK
5 SI
*CAT25C11/03 only
Pin Name
Function
CS 1
SO 2
WP 3
VSS 4
8 VCC
7 HOLD
6 SCK
5 SI
CS
1
SO 2
WP 3
VSS
4
BLOCK DIAGRAM
WORD ADDRESS
BUFFERS
8
VCC
7
HOLD
6
SCK
5
SI
SENSE AMPS
SHIFT REGISTERS
COLUMN
DECODERS
SO
SCK
WP
VCC
VSS
CS
Serial Data Output
Serial Clock
Write Protect
+1.8V to +6.0V Power Supply
Ground
Chip Select
SO
SI
CS
WP
HOLD
SCK
I/O
CONTROL
SPI
CONTROL
LOGIC
BLOCK
PROTECT
LOGIC
XDEC
EEPROM
ARRAY
SI
HOLD
Serial Data Input
Suspends Serial Input
DATA IN
STORAGE
NC
No Connect
* Other SPI modes available on request.
STATUS
REGISTER
HIGH VOLTAGE/
TIMING CONTROL
© 2004 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. 1017, Rev. J