PACDN004 Datasheet, PDF (3/3 Pages) California Micro Devices Corp – 2 CHANNEL ESD PROTECTION ARRAY

CALIFORNIA MICRO DEVICES
PAC DN004
Similarly for negative ESD pulses, parasitic series inductance from the V_N pin to the ground rail will lead to drastically
increased negative voltage on the line being protected.
Another consideration is the output impedance of the power supply for fast transient currents. Most power supplies
exhibit a much higher output impedance to fast transient current spikes. In the V_Z equation above, the V_Supply term, in
reality, is given by (V_DC + I_esd x R_out), where V_DC and R_out are the nominal supply DC output voltage and effective output
impedance of the power supply respectively. As an example, a R_out of 1 ohm would result in a 10V increment in V_Z for a
peak I_esd of 10A.
To mitigate these effects, a high frequency bypass capacitor should be connected between the V_P pin of the ESD Protection
Array and the ground plane. The value of this bypass capacitor should be chosen such that it will absorb the charge
transferred by the ESD pulse with minimal change in V_P. Typically a value in the 0.1 µF to 0.2 µF range is adequate for
IEC-61000-4-2 level 4 contact discharge protection (8KV). For higher ESD voltages, the bypass capacitor should be
increased accordingly. Ceramic chip capacitors mounted with short printed circuit board traces are good choices for this
application. Electrolytic capacitors should be avoided as they have poor high frequency characteristics. For extra protection,
connect a zener diode in parallel with the bypass capacitor to mitigate the effects of the parasitic series inductance
inherent in the capacitor. The breakdown voltage of the zener diode should be slightly higher than the maximum supply
voltage.
As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected
electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the V_P pin of the
Protection Array as possible, with minimum PCB trace lengths to the power supply and ground planes to minimize stray
series inductance.
©1999 California Micro Devices Corp. All rights reserved.
11/99
215 Topaz Street, Milpitas, California 95035 Tel: [phone] Fax: [phone] www.calmicro.com
3