TLV320AIC3105_08 Datasheet, PDF (49/95 Pages) Burr-Brown (TI) – LOW-POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY

www.ti.com
BIT READ/
WRITE
D7
R/W
D6
R/W
D5
R/W
D4
R/W
D3
R/W
D2
R/W
D1–D0 R/W
TLV320AIC3105
SLAS513A – FEBRUARY 2007 – REVISED JULY 2007
Page 0/Register 8: Audio Serial Data Interface Control Register A
RESET
VALUE
0
0
0
0
0
0
00
DESCRIPTION
Bit Clock Directional Control
0: BCLK is an input (slave mode)
1: BCLK is an output (master mode)
Word Clock Directional Control
0: WCLK is an input (slave mode)
1: WCLK is an output (master mode)
Serial Output Data Driver (DOUT) 3-State Control
0: Do not place DOUT in high-impedance state when valid data is not being sent.
1: Place DOUT in high-impedance state when valid data is not being sent.
Bit/ Word Clock Drive Control
0: BCLK/WCLK does not continue to be transmitted when running in master mode if codec is powered
down.
1: BCLK/WCLK continues to be transmitted when running in master mode, even if codec is powered
down.
Reserved. Do not write to this register bit.
3-D Effect Control
0: Disable 3-D digital effect processing
1: Enable 3-D digital effect processing
Reserved. Write only 00 to these bits.
BIT READ/
WRITE
D7–D6 R/W
D5–D4 R/W
D3
R/W
D2
R/W
D1
R/W
D0
R/W
Page 0/Register 9: Audio Serial Data Interface Control Register B
RESET
VALUE
00
00
0
0
0
DESCRIPTION
Audio Serial Data Interface Transfer Mode
00: Serial data bus uses I²S mode
01: Serial data bus uses DSP mode
10: Serial data bus uses right-justified mode
11: Serial data bus uses left-justified mode
Audio Serial Data Word Length Control
00: Audio data word length = 16 bits
01: Audio data word length = 20 bits
10: Audio data word length = 24 bits
11: Audio data word length = 32 bits
Bit Clock Rate Control
This register only has effect when bit clock is programmed as an output
0: Continuous-transfer mode used to determine master mode bit clock rate
1: 256-clock transfer mode used, resulting in 256 bit clocks per frame
DAC Re-Sync
0: Don’t Care
1: Re-sync stereo DAC with codec interface if the group delay changes by more than ±DAC (f_S/4).
ADC Re-Sync
0: Don’t Care
1: Re-sync stereo ADC with codec interface if the group delay changes by more than ±ADC (f_S/4).
Re-Sync Mute Behavior
0: Re-sync is done without soft-muting the channel (ADC/DAC).
1: Re-sync is done by internally soft-muting the channel (ADC/DAC).
Submit Documentation Feedback
49