MSC1212Y2 Datasheet, PDF (34/69 Pages) Burr-Brown (TI) – Precision Analog-to-Digital Converter (ADC)

Port 0 (P0)
SFR 80_H
7
P0.7
6
P0.6
5
P0.5
4
P0.4
3
P0.3
2
P0.2
1
P0.1
0
P0.0
Reset Value
FF_H
P0.7-0
bits 7-0
Port 0. This port functions as a multiplexed address/data bus during external memory access, and as a general-
purpose I/O port when external memory access is not needed. During external memory cycles, this port will contain
the LSB of the address when ALE is HIGH, and Data when ALE is LOW. When used as a general-purpose I/O, this
port drive is selected by P0DDRL and P0DDRH (AC_H, AD_H). Whether Port 0 is used as general-purpose I/O or for
external memory access is determined by the Flash Configuration Register (HCR1.1) (see SFR CADDR 93_H).
Stack Pointer (SP)
SFR 81_H
7
SP.7
6
SP.6
5
SP.5
4
SP.4
3
SP.3
2
SP.2
1
SP.1
0
SP.0
Reset Value
07_H
SP.7-0
bits 7-0
Stack Pointer. The stack pointer identifies the location where the stack will begin. The stack pointer is incremented before
every PUSH or CALL operation and decremented after each POP or RET/RETI. This register defaults to 07_H after reset.
Data Pointer Low 0 (DPL0)
SFR 82_H
7
DPL0.7
6
DPL0.6
5
DPL0.5
4
DPL0.4
3
DPL0.3
2
DPL0.2
1
DPL0.1
0
DPL0.0
Reset Value
00_H
DPL0.7-0 Data Pointer Low 0. This register is the low byte of the standard 8051 16-bit data pointer. DPL0 and DPH0
bits 7-0 are used to point to non-scratchpad data RAM. The current data pointer is selected by DPS (SFR 86_H).
Data Pointer High 0 (DPH0)
SFR 83_H
7
DPH0.7
6
DPH0.6
5
DPH0.5
4
DPH0.4
3
DPH0.3
2
DPH0.2
1
DPH0.1
0
DPH0.0
Reset Value
00_H
DPH0.7-0 Data Pointer High 0. This register is the high byte of the standard 8051 16-bit data pointer. DPL0 and DPH0
bits 7-0 are used to point to non-scratchpad data RAM. The current data pointer is selected by DPS (SFR 86_H).
Data Pointer Low 1 (DPL1)
SFR 84_H
7
DPL1.7
6
DPL1.6
5
DPL1.5
4
DPL1.4
3
DPL1.3
2
DPL1.2
1
DPL1.1
0
DPL1.0
Reset Value
00_H
DPL1.7-0 Data Pointer Low 1. This register is the low byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.0)
bits 7-0 (SFR 86_H) is set, DPL1 and DPH1 are used in place of DPL0 and DPH0 during DPTR operations.
Data Pointer High 1 (DPH1)
SFR 85_H
7
DPH1.7
6
DPH1.6
5
DPH1.5
4
DPH1.4
3
DPH1.3
2
DPH1.2
1
DPH1.1
0
DPH1.0
Reset Value
00_H
DPH1.7-0 Data Pointer High. This register is the high byte of the auxiliary 16-bit data pointer. When the SEL bit (DPS.0)
bits 7-0 (SFR 86_H) is set, DPL1 and DPH1 are used in place of DPL0 and DPH0 during DPTR operations.
Data Pointer Select (DPS)
7
6
5
4
3
2
SFR 86_H
0
0
0
0
0
0
1
0
Reset Value
0
SEL
00_H
SEL
Data Pointer Select. This bit selects the active data pointer.
bit 0
0: Instructions that use the DPTR will use DPL0 and DPH0.
1: Instructions that use the DPTR will use DPL1 and DPH1.
34
MSC1212
www.ti.com
SBAS278A